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I . INTRODUCTION
As integrated circuits (I.C.) grow increasingly complex,
new methods are needed to manage the complexity, cost, and
time consumed when designing and testing the desired I.C.
system. There is a demand for a quick, and relatively
economical design process to precede the actual chip layout.
To meet this criteria, the methodology must have the
capability of design at higher levels to specify, design, and
simulate the desired circuit. A state-of-the-art solution to
this requirement is the silicon compiler.
Loosely defined, a silicon compiler is a system which
generates I.C. layouts from high-level descriptions.
Originally, silicon compilation referred to a design
methodology in lieu of a system or set of processes. The
silicon compiler was analogous to compilation of machine code
from a high-level language. An object was a graphic image
rather than a block of executable code. Geometries of the
desired chip were constructed the same way as machine code
,
i.e., compiled from high-level languages. Early silicon
compilers use "C" and "LISP" compilers. [Ref. 1]
The latest silicon compilers are complete design systems
Compilation is used as one mechanism for overall chip design.
State-of-the-art silicon compilers have computer aided
engineering (CAE) / computer aided design (CAD) as in the
past, but also include geometry editing, symbolic editing,
simulation, automatic placement, automatic routing,
compaction, and design rule checking [Ref. 1].
Each state of a complex custom I.C. system design, from
concept to silicon testing, requires a team of experts in each
field. Each team normally is not an expert in the other areas
of chip development. Team expertise is a necessary condition
in the fields of requirements generation, logic
implementation, circuit simulation, chip layout, and testing.
Chip level silicon compilation now allows a systems
engineering to design Very Large Scale Integrated (VLSI)
chips. With a silicon compiler, the design is accomplished by
using a top-down, hierarchical design methodology starting
with a partitioned chip set, proceeding down to individual
chips, modules, and finally blocks. The blocks, or bottom-
level design elements, include various types of logic blocks
including ALU's. PLA ' s . RAM's, ROM's, multipliers, and
inverters [Ref. 2].
Generally, far less time is required to design a circuit
with a silicon compiler than is necessary for a comparable
manual/CAD design method using graphic layout tools. The
silicon compiler makes possible the rapid, real time
development and testing of a system. This is advantageous for
designing and producing relatively small numbers of chips.
This is especially attractive for military applications where
small numbers of chips are required (hundreds and thousands
vs. millions) and a rapid turnaround time is desired [Ref. 3^ .
Reference [1] contains a directory with capability
coxr.par isons of the silicon compilers currently available from
commercial sources. The most notable systems observed in the
directory concerning flexibility and overall performance were
the Concorde Silicon Compiler, made by the Seattle Silicon
Corp. and the Genesil Silicon Compiler produced by Silicon
Compiler Corp.
Currently, the Naval Postgraduate School has the
capability of VLSI design using full custom methods, the
MacPitts Silicon Compiler, and the Genesil Silicon Compiler.
Both the full custom and MacPitts methods depend on separate
.
time consuming, programming for simulation and timing analysis
of a VLSI chip. In Genesil, simulation and timing analysis
are integrated into the system.
Chapter II describes the Genesil System's stand alone
capabilities for the design of a VLSI system. Chapter III
briefly describes system pipelining theory, a comparison of
Genesil library versus custom adders, followed by the design
and performance results of a pipelined 16 bit adder built on
the Genesil Silicon Compiler. Chapter IV contains performance
comparisons of Genesil library multipliers versus custom
multipliers, followed by the design and performance results of
a custom 4 bit pipelined Wallace Tree structured multiplier,
concluding with the design and performance results of a custom
pipelined 16 bit parallel multiplier. The Appendix contains a
tutorial for a top-down VLSI chip design for the Genesil
Silicon Cor.piler.
II. GENESIL SILICON COMPILER
A. INTRODUCTION
The Genesil Silicon Compiler is based on silicon
compilation, which is an Application Specific Integrated
Circuit (ASIC) design method. ASIC design methodology also
includes full custom, gate array, and standard cell methods.
Full custom design is accomplished by a team of IC experts
,
whereas gate array, standard cell, and silicon compilation are




Full custom design is normally used by IC manufacturers
producing vast quantities (millions) of standard off-the-shelf
type chips, such as microprocessors. The chip is normally
very dense with a full set of masks and customized probe cards
for production tests since the designer and user are most
likely net the same [Ref. 2]. Full custom design is time
consuming and expensive, which can be attributed to the
complexity of the design parameters for high density chips.
Design parameters, at the full custom level, are a constant
tradeoff involving performance (speed, power, function), die
size, ease of test generation, and testability [Ref. 5].
Gate array design is accomplished by interconnecting the
appropriate rows and columns of transistors with metal layers
defining the circuit from appropriate netlist libraries. The
array is prefabricated and a circuit design is "fitted" to the
array. Processing time is low, but circuit density is also
low. Gate array vendors provide macros containing predefined
patterns to form SSI circuits such as NAND and NOR gates
[Ref.4]. This presents problems when attempting to translate
a high level specification from one vendor to another.
Standard cell design is based upon the same methodology
as the gate array design except it differs in the manufacture
cycle. The gate array is a pre-manuf actured wafer to which
metal is added to form the IC . The standard cell does not
have pre-defined transistor locations. The manufacturing
process is similar to full custom, requiring all layers to be
created. T'r.is does result, however, in a more dense circuit
than that produced by the gate array method.
Silicon compilation produces a circuit which is very
sirilar to a full custom design by synthesizing the circuit
with a top-down, hierarchical design methodology consisting of
chip sets, individual chips, modules and blocks [Ref . 51.
Silicon compilation provides the interface between high level
design specifications and a variety of design tools which
produce efficient IC layouts.
C. GENESIL SYSTEM DESCRIPTION
The Genesil Silicon Compiler System is a design
automation system which provides the user with the capability
of designing VLSI circuits from high level system description
to manufacture tapecut by producing the IC circuits from
6
architectural descriptions. The system is composed of menus
commands, and forms used in the following activities
descriptions. The system uses the UNIX Operating System. A




































Figure 2.1 Genesil Overview
1 . Methodology
Prior to beginning a Genesil session, the user should
pre-plan all functional and performance specifications. With
this initial plan, the user is able to rapidly observe
exploratory ("first cut") designs of the required
specifications. After as many alterations as desired or
required, the detailed design can be completed to include
simulation and timing analysis. Next, the physical design
process is "invoked" by using the Floor planning feature.
Once floor planned, verification is again conducted by
functional simulation for logic, and timing analysis for
performance. The chip is then ready for manufacture
interface. The Genesil methodology is illustrated in Figure
2.2 [Ref . 6:p. 2.8]
.
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Figure 2.2 Genesil Methodology
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2 . Design
Genesil is an object oriented syster. which uses a
hierarchical pathname system based on the UNIX operating
system pathnames. Objects are selected, attached, detached,
moved, and removed from the user's account. Objects include
blocks, modules, chips, and chip-sets.
Blocks are the lowest level objects in the Genesil
System object hierarchy. Blocks are created by the system
block generator as directed by the user's functional
specifications. There are three types of blocks, independent
blocks, data-path blocks, and random logic blocks.
Independent blocks include complex stand alone blocks of logic
such as ROM's and PLA's. Data-path blocks are designed
specifically for functions that manipulate parallel data.
Random logic blocks contain user specified gate level logic.
Modules are a collection of blocks, other modules
(submodules ) , and parallel data-path modules [Ref. 7:p. 1.2].
Modules are intermediate objects in the hierarchy.
Modules are a collection of blocks and other modules
(submodules) [Ref. 7:p. 1.2].
Chips are complete integrated circuits. Chips
contain blocks, modules, pad specifications, interconnection
lists, positioning information for blocks and modules and
packaging information. Chipsets are a collection of chips.
Chipsets include chip interconnection lists, and user-supplied
11
simulation model programs and timing analysis models [Ref.
6:p. G.4]
.
After an object is attached from the SELECT_OBJECT
menu, a Header Form is completed which specifies function type
(i.e., RAMs , PLAs , random logic, etc.) and fabline. Next, a
Specification Form is used to implement detailed information
about the object. The Specification Form varies, depending on
the object type selected. The Specification Form is the heart
of the design process. This is where all design
specifications are designated by the user. Functional objects
are attached/detached, signals attached/detached, and bus
widths designated. Once the Specification Form is completed
to the user's specifications, the system generates a form.
check which identifies any incorrect signal connections which
can be corrected immediately. Figure 2.3 [Ref. 6:p. 5.16]
















Figure 2.3 Design Description Hierarchy
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3 . Netlisting
A net is a connection between two or r.ore objects.
Objects are any one or combination of blocks, modules, chips.
or chipsets. A netlist is a listing of all the nets in a
module or chip. The netlisting feature allows the user to
specify the interconnections between objects. Object-
netlisting and Net-netlisting are two options which may be
selected and show the same information from different points
of reference. The Object-netlist form is used to define
connections of sub-objects to the system net. The Net-netlist
form is used to specify signal names to be combined into a
network which the system creates. Used in this context, a
signal is syr.onomous with a node, from which a single node is
formed from all connectors and nets which are electrically
equivalent. Netlisting car. also be accomplished between chips
to form chipsets. Figure 2.4 shows the netlisting commands
hierarchy [Ref. 6:p. 6.18].
14
DEFINITION Menu




















Figure 2.4 Netlisting Command Hierarchy
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4 . Floorplanning
Floorplanning consists of the actual placement of
objects on a ir.odule or chip, the connection cf pins to pads cr
pinout, and fusion order specification. Placement refers to
the actual geographic locations of objects in relation to one
another. The placement feature allows the user to graphically
determine the placement between objects to minimize wire
lengths. Genesil provides the appropriate menu depending on
the object type. The pinout option provides for assignment of
external signals to on chip (signals not local to an object)
and off chip (I/O pins and pads) and is required for all
modules and chips. Fusion allows the user to create and
modify routing channel assignments on the floorplan by binding
objects together to form channels [Ref . 6:p. 7.15]. Fusion
may be accomplished automatically and then changed manually
from the command selection form for more efficient routing.













Menu Graphics Menu Graphics
Figure 2.5 Floorplanning Command Hierarchy
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5 . Compiling
Compile is a command option that allows the user to
force an immediate compilation of the complete set of views or
selected views of the selected object. A view is one of three
Genesil System representations of a block, which are
geometric, functional, and timing. Compilation must be
completed prior to simulation, timing analysis, plot, or
tooling activities. It is automatically done if simulation or
timing analysis is attempted prior to compile selection
because the system: checks the objects files for compilation
currency. For efficiency, it was found that each block of
objects should be compiled at the completion of design and
















Figure 2.6 Compile Menu
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During initial design phase, the most significant
compile commands include Build_All, Sim_Model, and Ta_Model
.
The Build_All commands compile all views of the current
object. Sim-Model compiles the simulation model needed for
simulation of the current model . Ta-Model compiles the timing
model necessary for timing analysis of the current object.
6 . Simulation
The purpose of simulation is to verify that the
design and layout generated by the current object are
logically correct. The layout is synonomous with the
geometric view of an object and is the physical equivalent of
that object. The two most significant modes are functional
and switch-level simulation.
Functional simulation generates a gate-level model
for general purpose simulation and is independent of
technology and layout. It is dependent only on circuit
functionality and input signal changes. To perform functional
simulation, the block must be defined and netlisted.
Functional simulation is based on a demand-evaluation
algorithm which creates a functional model that simulates only
the minimum logic required for correct results
[Ref
. 9:p. 2.1]. The user designates net values and manually
advances time across a clock edge.
Following design functionality verification, the
object is f loorplanned , resulting in the compilation of a
layout. From the layout, switch-level simulation is used to
19
verify functionality of the actual layout of the chip.
Switch-level simulation uses an event-driven algorithm, which
is 5-10 tirr.es slower than functional simulation and is best
used during final verification only. The algorithm is much
slower because it depends on detailed signal propagation data
extracted from timing analysis [Ref. 9:p. 2.2].
7 . Timing Analysis
Timing command selection places the user in the
general Timing Analyser (TA) . The system then uses an
algorithm that requires nc test vectors and generates the
following timing specs [Ref. 10:p. 1.11:
Object propagation delays
Paths limiting clock frequency
Duty-cycle constraints
Input setup and hold times
Output delays
Internal node setup, hold times, and signal delays
Path delays between internal nodes.
The user then selects a menu command to generate a tiring
report for the desired information listed above. The TA can
be used at any time during design following Definition
Specification for random logic objects or blocks, and
following Definition Specification and Floorplanning for

















Figure 2.7 Tir.ing Analysis Environment
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8 . Manufacture Interface
After a chip is completely specified and verified in
terrr.s of functionality, timing, power dissipation, and size,
the design is ready to be sent to a foundry specified on the
chip's definition header form. A foundry, or factory which
produces the chip, may be changed at any time by changing the
selection on the header form and re-compiling the chip.
Design specifications are altered with each foundry change.
The fabline, or process used to make the chip, changes with
each foundry change which affects chip size, power, and timing
results. Changes occur because chip layout differs due to the
selected fabline * s design rule check, and each foundry has its





A. PIPLINED CIRCUITS FOR HIGH PERFORMANCE
The purpose of pipelined circuits is to increase the
through-put or performance of a circuit by splitting the task
to be performed into cascaded sub-functions or smaller pieces
and allocating separate hardware to each piece. Each piece or
sub-function is defined as a stage. A stage normally consists
of two components. They are the combinational logic to
perform the sub-function, and a latch or flip-flop to save the
output of one stage as input to the next. The concept is
analagous with a physical pipeline or automobile assemblyline
.
Data flows through the stages of the circuit at a rate which
is independent of the length of the pipeline or number of
stages. If the overall function is completed in "X" nano-
seconds (ns) , and the function is divided into "N" stages, or
sut-functior.s, then the output of the original function car.
theoretically be increased by "X/N" ns . This results in an
"N" fold increase of performance [Ref . 11].
There are physical limitations on "N" due to hardware
technology, the function being pipelined, clock-skew, and
critical race. References 11 and 12 address hardware and
function limitations. Clock-skew, due to circuit lengths,
loading, and driver circuits, makes it nearly impossible to
guarantee that all stages of a pipelined circuit receive the
same pulse at exactly the same time. Critical race refers to
23
the situation where a datapath through a logic block in a
stage may be so short that, if the latch changes its output
early, the change may reach the next staging latch and change
it during the same clock pulse [Ref . 1] . For this reason,
usually flip-flops are used between logic stages or a two
phase clock system is used with latches, each phase serving
alternate stage latches. Two stages and a basic pipeline
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Figure 3.1 Two Stages and Pipeline Clock
B. FULL ADDER DESIGN
1 . Introduction
Full adders serve a significant role in high
performance pipelined signal processing circuits. High
performance custom signal processing filters consist of
pipelined adders and multipliers built from full adders. The
Genesil Silicon Compiler system library contains full adders
which can be programmed, via a menu, from 1 to 16 bits in
width. The performance and size of a 1 bit library full adder
were compared with the performance- and size of a custom full
adder built on the Genesil System. Motivation for performance
and size data stemmed from the research data presented in
Chapter IV, where full adders were used to build high
performance pipelined multiplier chips.
2 . Genesil Silicon Compiler Library Full Adde r
A full adder, shown in Figure 3.2 [Ref, 13;p. 2.1],
was extracted from the Genesil Compiler Library, Volume III,
which is a collection of all system random logic blocks
available. The figure illustrated the only transparent
information available to the user concerning a full adder.
Figure 3.2 Genesil View of Adder Block
The figure depicts two data input buses (A and B), and a
single carry input (Cin) which are added together resulting in
the data output bus (OUT) and a carry output (COUT) [Ref. 3].
The manual offered no internal logic circuit diagrams nor
performance and size specifications for the adder. Since the
adder width can be varied from 1 to 16 bits, the interest was
25
in whether the syster. used a general algorithm for adder
construction, possibly resulting in wasted size and
unnecessary hardware, or if it "customized" the adder to user
specifications
.
A 1 bit full adder block called lib_fulladd_blk was
constructed, and a VLSI layout is shown in Figure 3.3.
26
Figure 3.3 Genesil 1 Bit Full Adder Layout
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The object size, calculated by the syster., was 3.56 X 7.42
mils, resulting in a total area of 26.15 square mils
.
Timing analysis was performed or. the block which
resulted in the Timing Analyser output propagation delays
shown in Table I.
TABLE I









3 . Custom Full Adder
A typical full adder was constructed from exclusive-






Figure 3.4 Full Adder Logic Circuit
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An object called cus_f ul 1 add_blk was constructed and
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Figure 3.5 Custom 1 Bit Full Adder Layout
The object size, in mils, as calculated by the system was 7.58
X 2.42. This resulted in a total area of 18.34 square mils.
30
Timing analysis was performed by the system timing
analyzer resulting in output propagation delays presented in
Table II.
TABLE II











The results of a comparison between the system











FULL ADDER 5.2 26.15
CUSTOM
FULL ADDER 5.0 18.34
The data indicate that the custom full adder provides a
0.2ns performance improvement with 7.81 square mils saving in
area .




The four bit adder is the building block for high
performance pipelined adders. A basic four bit adder is a
ripple carry circuit consisting of four full adders. The
carry out of each adder ripples down as one of the three
inputs to the next adder. Performance size considerations
influence the appropriate design. Designs include pipelining
full adders with latches, four bit carry-look-ahead adders
(CLA) , and pipelined CLA. A pure performance pipelined CLA is
described in Reference 15.
2 Genesil Silicon Compiler Library Four Bit Adder
A library four bit adder called lib_4bit_blk was
constructed by using the Random. Logic Block Specification menu





































































Figure 3.6 Genesil 4 Bit Adder Specification Menu
Signal names were specified for the A and B buses . the 4 bit
sur (OUT) , carry-in (CIN) , and carry-out (COUT)
.
A VLSI layout of the adder was constructed by using
the system's plot feature and is shown in Figure 3.7.
Figure 3.7 Genesil Layout lib_4bit_blk
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The size of the adder, calculated by the syster during layout
measured 8.77 X 7.42 mils, resulting in a total area of 65.07
square mils
.
Timing analysis, provided by the System Timing
Analyzer, produced the output propagation delays for all
output signals. Data are provided in Table IV.
TABLE IV














S3 3.1 Q "*
Maximum propagation delay was 9.5 ns, occurring at the carry-
out (Co) output.
3 . Custom Four Bit Carry-Look-Ahead (CLA) Adder
The Genesil System manuals provide no information
concerning any CLA features of the library adder. Without
CLA, addition can become inefficient, but by pipelining
conventional adder circuitry, performance can be increased at
the price of additional hardware. CLA circuits involve more
hardware than ripple carry circuits, but are faster.
35
The principle of CLA circuits involves anticipating when
and where a carry will be generated. The circuit "looks
ahead" to see where the carry is needed. References 15 and 16
provide detailed CLA algorithm development and analysis. The
circuit shown in Figure 3.8 [Ref. 17] was constructed for a
performance and size comparison with the Genesil 4 bit adder.
Figure 3.9 shows the Random Logic Functional
Specification menu used to build the CLA circuit. Each random
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Ficure 3 Randor. Logic Functional Specification Menu
An object layout of the CLA block called
cus_cla4ri t_blk was completed. The system calculated the size
of the object as 44.53 X 2.42 mils, resulting in a total area
of 107.76 square mils.
Since this was a custom object, the System Functional
Simulator was used to test for correct logic. Random values
were put on the inputs, the system clocks cycled, and results
read from the Functional Simulator menu. An example
simulation run extracted from the Functional Simulator is
included as Figure 3.10.
> /cus_cla4bi t_blk is of type genblock/rl with 28 ports
> port I A0 to NC = 1
> pert 1 I Al to NC = 1
> port 2 I E0 to NC = 1
> port 3 I A2 to NC = 1
> pert 4 I BI to NC = 1
> port 5 I A3 to NC = 1
> pert 6 I E2 to NC = 1
> port 7 I E3 to NC = 1
> port 2 C4 to NC = 1
> port 9 SO to NC = 1
> pert i: C SI to NC = 1
> port 11 S2 to NC = 1
> port 12 S3 to NC = 1
> pert 12 I Ci to NC = 1
Figure 3.10 4 Bit CLA Simulation
The System Timing Analyser was used for output
propagation delays data for all output signals. The results
are shown in Table V.
39
TABLE V










Maximum propagation delay was 9.0 ns , occurring at the most
significant bit output (S3).
4. Results
The results of the comparison are summarize!
VI
TABLE VI





GENESIL 4 BIT ADDER 9.5 65.07
CUSTOM 4 BIT CLA ADDER 9.0 107.76
The data indicate that the custom CLA provides a 0.5 ns
performance improvement, but is 42.69 square mils larger than
the library adder. The performance of the library adder
40
indicates that the circuit probably has CLA circuitry included
in the system adder algorithm.




The pipelined 16 bit adder can be used in conjunction
with two's complement hardware for special purpose signal
processors, in the final stages of a 16 bit multiplier as
presented in Chapter IV, or in various other capacities
involved with high performance special purpose hardware. This
section compares the performance and size of a 16 bit Genesil
library adder with a custom 16 bit adder built on the Genesil
System. Additional pipelined adder designs and performance
data are available in Reference 18.
2 Genesil Library 16 Bit Adder
A library 16 bit adder called lib_16bit_blk was
constructed by using the Random Logic Block Specification menu









A 16 1 Prop(t) >A[15:0]
B 16 1 Prop(t) >B[15:0]
OUT 16 1 Prop(t) >S[15:0]
CIN 1 1 Prop(t) >Ci_
COUT 1 1 Prop(t) >Co
FEED 16 1 Feedthru >FALSE*16
Figure 3.11 Genesil 16 Eit Adder Specification Menu
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Input signal nam.es. in bus notation, were specified for the A
(A[15:0l) and B (E[15:0]) buses, and Cin. Output signals
included surr. (s[15:0]) f in bus notation, and Co.
A VLSI layout from the system plot feature is included
as Figure 3.12.
42
Figure 3.12 Genesil Layout lib 16bit blk
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The size of the library 16 bit full adder was calculated by
the syster. to be 29.56 X 7.42 mils, resulting in a total area
of 219.33 square rails.
Output propagation delays for all signals were




GENES IL 16 BIT ADDER OUTPUT PROPAGATION DELAYS
OUTPUT




S [0] 1.6 5.2
S[10] 2.3 19.8
S[ll] 3.1 21.1
S [12] 2.3 22.8
S [13] 3.1 24.0
S [14] 2.3 25.7 i
i






c r "> "i 2.3 8.0 i
!
S [3] 3.1 9 2 '
I
S[4 n 2.3 11.0
_j
S[5] 3 i 12.1 !
i
c re i 2.3 13.9 i
3.1 15.2 i
S [ g l 2.3 16 .9
S [9] 3.1 18.1
Maximum propagation delay was 27.2 ns , occurring at the carry-
out (Co) signal.
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3 . Custom 16 Bit Pipelined Adder
A custoir. 16 bit adder was constructed using Genesil
library 4 bit adders for the add logic, and 2-phase library D
flip/flops to retain the data between each stage. The library
adders were used because the performance and size comparison
with a 4 bit CLA previously completed indicated that the
differences were insignificant for the purposes of this
section. An attempt to build a custom Earle latch, as
presented in Reference 12, failed because the system
disallowed random logic gate output signals to simultaneously
perform as both external output signals and internal feedback
signals. This feature is required for memory in both the D
flip/flop and Earle latch. This problem was not pursued
further because a library D flip/flop setup and hold time was
found not to exceed 6.5 ns . This was approximately 3.0 ns
less than the 4 bit library adder which was used in each stage
of the adder. The adder logic, therefore, was the dominating
delay factor driving the clock speed. Figure 3.13 shows the
design, in block diagram form, used to construct the adder on
Genesil
.
Figure 3.14 shows a VLSI layout of the custom 16 bit
pipelined adder module, without input/output pads, constructed
for performance and size comparison with the library adder.
The module was floorplanned using the list-best command in the
floorplan menu. This feature graphically advised the user of
the best placement of the 5 stages in the module for optimum
46
routing and fusion. The adder module was 21.89 X 339.19 mils
resulting in a total area of 7424.87 square mils.
47
B [15: 8 1 A[15:8] B[7:4] A[7:4] B[3:0] A[3:0] CIN
_! i I i 1 1 I
16 Bit D F/F 8 Bit D F/F 4 Bit ADD
Stage 1
BANK OF D F/F's
16 Bit D F/F 4 Bit ADD 4 Bit D F/F
Staae 2
BANK OF D F/F's
8 Bit D F/F 4 Bit ADD 8 Bit D F/F
St acre 3
BANK OF D F/F's
4 Bit Add
I I
12 Bit D D/F
C *- a r»o 4
BANK OF D F/F's
Stage 5
16 Bit D F/F
COUT SUM [15:0]
Figure 3.13 16 Bit Pipelined Adder Design
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Figure 3.14 List-Best Floorplanned
16 Bit Pipelined Adder
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As a size and routing comparison, Figure 3.15 shows the
sar.e adder modules stages placed manually. The size of this
module was 55.41 X 91.42 mils, resulting in a total area of
5066.50 square mils.
50
Figure 3.15 Manually Floorplanned
16 Bit PiDelined Adder
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Although this design was significantly smaller than the one
floorplanned by the system. , routing and fusion of the module
floorplanned by the system took a significantly shorter time
to complete. The system floorplanned module took 10 to 15
minutes to route, while the manually floorplanned module took
1 to 2 hours to complete the routing.
Figure 3.16 shows the pipelined adder with the pads
attached. This figure was included to demonstrate the
significant increase in chip size experienced with the
addition of pads and associated routing. The size of the chip
increased to 171.83 X 385.83 mils, resulting in a total area




Fiaure 3.16 16 Bit Pipelined Adder With Pads
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Simulation was performed for logic validation using
the Functional Simulator. Various combinations of binary-
integers were placed on the input signal buses, the system
clocks cycled, and test results were observed on the output
signal buses. Figure 3.17 shows a sample of a simulation test
run extracted from the Functional Simulation output form.
> is of type module with 48 ports
> port 1 I TRUE to NC = H
> port 3 I FALSE to NC = L
> port 5 al[15:0] to NC*16 = 1111111111111110
> port 7 I a [15:0] to NC*16 = HHHHHHHHHHHHHHHH
> port 9 bl[15:4] to NC*12 = 111111111111
> pert 11 I b[15:0] to NC*16 = HHHHHHHHHHHHHHHH
> port 13 clo to NC = 1
> port 15 CI phase_a to NC = 1
> port 17 CI phase_b to NC =
> pert 20 a2[15:8] to NC*8 = 11111111
> pert 21 a2[3:0] to NC*4 = 1111
> pert 23 b2[18:8] to NC*8 = 11111111
> pert 25 c2o to NC = 1
> pert 27 O d0[3:0] to NC*4 = 1110
> port 30 a3[15:12] to NC*4 = 1111
> pert 21 a3[3:0] to NC*4 = 1111
> port 33 C b3[15:12] to NCM = 1111
> pert 35 O c3o to NC = 1
> pert 37 d3[7:0] to NC*8 = 11111110
> port 39 a4[3:0] to NC*4 = 1111
> pert 41 O c4 tc NC = 1
> pert 43 d4[ll:0] to NC*12 = 111111111110
> pert 45 carry to NC = 1
> pert 47 sum[15:0] to NC*16 = 1111111111111110
Figure 3.17 Simulation Results of 16 Bit Pipelined Adder
Timing analysis was performed to investigate the
worst case delay in each stage of the adder. Figure 3.18
through Figure 3.22 list the worst case propagation delays and
identifies the worst case signal for each of the five stages
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of the pipelined adder. The data indicate that the larges
propagation delay was 9.5 ns which occurred in stages 1
through 4. This delay is attributed to the library 4 bit
adder used in each of these stages.
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OUTPUT DELAYS (ns)
Output Phi ( r) Delay Ph2(r) Delay
Min Max Min Max
al[0] 3.5 4.4 3.5 4.4
al [10] 4.3 4.5
al [11] 4.3 4.5
al[12] 4.3 4.5
al[13] 4.3 4.5
al [14] 4.3 4.5
al[15] 4.3 4.5
al[l] 3.1 6.3 3.1 6.3
al[2] 2.3 8.0 2.3 8.0
al[3] 3.1 9.2 3.1 9.2
al [4] 3.8 4.0
al[5] 3. 8 4.0
al [6] 3.8 4.0
al [7] 3. 8 4.0
al [8] 4. 3 4.5
al [9] 4.3 4.5
bl [10] 4.3 4.5
bltll] 4.3 4.5
bl [12] 4.3 4.5
bl [13] 4.3 4 .5
bl[14] 4.3 4.5
bl [15] 4.3 4.5
bl [4] 3.2 4.0
bl [5] 3.8 4.0
bl[5] 3.0 4.0
bl[6] 3.8 4.0
bl [7] 3.8 4.0
bl [8] 4.3 4.5
bl [9] 4. 3 4.5
clo 1.9 9.5 1.9 9.5
Figure 3.18 Stage_l Output Delays
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OUTPUT DELAYS (ns)
Output Phl(r) Delay Ph2(r) Delay
Min Max Min Max





a2 [13] 4.3 4.5
a2 [141 4.3 4.5
a2[15] 4.3 4.5
a2 [1] 3.1 6.3 3.1 6.3
a2[2] 2.3 8.0 2.3 8.0
a2 [3] 3.1 9.2 3.1 9.2
a2 [8] 4.3 4.5
a2[9] 4 .3 4.5
b2[10] 4.3 4.5
b2[ll] 4.3 4.5
b2 [12] 4.3 4.5
b2[13] 4.3 4.5









Figure 3.19 Stage_2 Output Delays
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OUTPUT DELAYS (ns)
Output Phl(r) Dielay Ph2(r) Delay
Min Max Min Max
a3[0] 1.6 5.2 1.6 5.2
a3[121 3.8 4.0
a3[13] 3.8 4.0
a3 [14] 3.8 4.0
a3 [15] 3.8 4.0
a3[l] 3.1 6.3 3.1 6.3
a3[2] 2.3 8.0 2. 3 8.0












d3 [61 3.8 4.0
d3[7] 3.8 4.0
Figure 3.20 Stage_3 Output Delays
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OUTPUT DELAYS (ns)
Output Phl(r) D(= lay Ph2 (r) Delay-
Min Max Min Max
a4[0] 1.6 5.2 1.6 5.2
a4[l] 3.1 6.3 3.1 6.3
a4[2] 2.3 8.0 2.3 8.0
a4[3] 3.1 9.2 3.1 9.2
c4 1.9 9.5 1.9 9.5
d4 [0] 4.0 4.2
d4[10] 4.0 4.2
d4 [11] 4.0 4.2
d4 [1] 4.0 4.2
d4 [11 4.0 4.2
d4[2] 4.0 4.2
d4[3] 4.0 4.2
d4 [4] 4.0 4.2





Figure 3.21 Stage_4 Output Delays
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OUTPUT DELAYS (ns)
Output Phi (r) Delay
Min Max
carrv 3.3 3.5
SUIT. [0] 4.3 4.5
SUIT. [10] 4.3 4.5
sum [11] 4.3 4.5
sum[12] 4.3 4.5
sum [13] 4.3 4.5
sum [14] 4.3 4.5
sum [15] 4.3 4.5
sum [1] 4.3 4.5
sum [2] 4.3 4.5
sum [3] 4.3 4.5
sum [4] 4.3 4.5
sum [5] 4.3 4.5
sum [6] 4.3 4.5
s urn [ 7 ] 4.3 4.5
sum [8] 4.3 4.5
sum [9] 4.3 4.5
Ph2(r) Delay
Min Max
Figure 3.22 Stage_5 Output Delays
4 . Results
The results of the comparison between a standard 16
bit library adder and custom pipelined 16 bit adder are shown
in Table VIII. These figures do not include delay associated
with interstage flip-flops.
TABLE VIII






16 BIT ADDER 219.33 27.2
CUSTOM 16 BIT
PIPELINED ADDER 7424.87 9.5
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E. PERFORMANCE SUMMARY
Table IX is a summary of the size and perforrr.ar.ee results
of the adders designed and constructed in this chapter.
TABLE IX
















4 BIT ADDER 65.07
1
9.4







16 BIT ADDER 219.33 ! 27.2
CUSTOM 16 BIT
PIPELINED ADDER 7424.87 ! 9.5
The data indicate that there is no significant performance
advantage gained with the custom full and 4 bit adders. The
custom 16 bit pipelined adder data clearly illustrate the




The binary multiplier is a major component of signal
processor filters. Conventional ALU add and shift multiply
functions and parallel multiplier circuits are not adequate
for the speed requirements of the high speed processor. This
chapter presents performance data on 4 , 8, and 16 bit unsigned
library multipliers, which are compared to a custom 4 and 16
bit pipelined multiplier.
The multiplication add-and-shif t algorithm for two n-bit
binary numbers are represented by Equation 4.1 [Refs. 11 and
IS 1 .
n-1 k
p = 2 2 a b (4.1)
k = k
b represents the n-bit multiplication vector, a
represents bits n of the multiplier vector a and p
represents the 2n bit product vector. [Ref. 16:p. 11]
This concept is illustrated in Figure 4.1 [Ref. 16:p. 11] for
the product of two 8-bit integers. The multiplication of the
two 8-bit integers results in eight partial products,
generated from the ANDING of the multiplicand (MC) and




X7 X6 X5 X4 X3 X2 XI XC—MULTIPLICAND
Y7 Y6 Y5 Y4 Y3 Y2 Yl YO MULTIPLIER
DAPT T ^L
PRODUC
A7 A 6 A 5 A4 A3 A2 Al AO
B7 B6 E5 B4 B3 B2 Bl BO
C7 ce C5 C4 C3 C2 CI CO
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S15S14S12S12S11S10S9 S3 S7 S6 S5 S4 S3 S2 SI SO—FINAL
PRODUCT
Figure 4.1 Two 8-Bit Integer Product
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E. 4,8, AND 16 EIT GENESIL LIBRARY MULTIPLIER
1
.
Mult iplier Block Array Cor e
The Genesil library multiplier block array cere is an
array of half and full adders which provides a parallel
multiplier scheme for integer and fraction/mantissa portions
of floating-point numbers. In depth parallel multiplier
theory and schematics are contained in Reference 4:pp. 344-
348. The multiplier block array core and operation
illustrating the product of 111001 multiplied by 1101 is shown
in Figure 4.2 [Ref. 13:p. 4.3]. The block is designed for
unsigned integer multiplication and requires external
circuitry for signed operations. The least significant (LS)
tits are produced directly from the array, but an external
adder is required to complete the partial product addition of
the most significant (MS) bits. The multiplier and
multiplicand widths can be varied from 4 to 32 bits, but the
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Figure 4.2 Multiplier Block Array Core and External Adder
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2 . 4, 8, and 16 Bit Multiplier Data
Three modules, containing 4, 8, and 16 bit Genesil
library multipliers and external adders, were constructed fror
the Specification Menu. Each was simulated for correct logic
and processed by the Timing Analyser for propagation delay
data. The results are summarized in Table X.
TABLE X






4 p-rm I 1
MS SUM 3.2 I 1C . 9 !
! LS OUT 3 . 1 1 1C.3
1
i












16 B IT i 1 1
MS SUM 4 6 51.0
LS OUT 3 49.4
MS_OUT 6 9 77.0
1 i
The MS_SUM data are the propagation delays of the array core
only. MS_OUT is the total propagation delay of both the core
and external adder
.
The addition of D flip/flops between the core and
external adder in Figure 4.2 decreased the propagation delay
driving the maximum clock speed allowable for the circuit to
6 6
• r^T i * cthat of the MS_SUM output propagation delay. The D F/F inpi
were MS_SUM, MS_CARRIES , and LS_OUT. MS_SUM and MS_CARRIES
were then clocked into the external adder or next stage cf the
pipeline. Table XI illustrates the theoretical allowable
clock speed of a circuit using the multiplier modules
considering each module with and without the D flip/flop
insertion. The modules without D flip/flops inserted between
the core and external adder, clock speeds were calculated
assuming there was a D flip/flop attached to the outputs of
the external adder and LS OUT.
TABLE XI
THEORETICAL CLOCK SPEED OF
4, 8, AND 16 BIT LIBRARY MULTIPLIER



























The data indicate that there was a significant increase of the
allowable clock speed of a circuit using the multiplier
modules with the addition of the D flip/flop inserted between
the core and external adder.
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C. 4 ETT PIPELINED MULTIPLIER
1
• Introduction
This section presents performance data for a 4 bit
pipelined multiplier using the Wallace Tree structure. Figure
4.3 illustrates a 4X4 multiplication in dot form [Ref . 16].
Figure 4.3 4X4 Multiply
After the partial products are formed, the three right columns
of partial products are shifted down to form a pyramid or
tree, as illustrated in Figure 4.5 [Ref. 16].
Ficure 4.4 Wallace Tree Partial Products
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Next, 3-input, 2-output full adders are used to compute carry
save addition (CSA) for column reduction.
To reduce these columns of height h, CSA is used to reduce
three dots of column height to two. These two output dcts
,
which represent the familiar sum and carry outputs of a full













Figure 4.5 CSA Reduction 4X4 Multiplication
Once reduced to the last level addition, various CLA and




2 . 4 Bit Pipeline d Multiplier Design
The 4 bit pipelined multiplier was designed using the
Wallace Tree Structure, with D flip/flops inserted for
pipelining. A block diagram of the module is shown in Figure
4.6. All partial products were generated simultaneously by
the 16 AND gates. Next, the partial products were reduced
using the Wallace Tree concept described in section 1. The
final level additions were computed by a pipelined Genesil
library 2 bit ripple adder and a 3 bit ripple adder.
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16 ANDb
7 BIT D F/F 3 FULL ADDERS
BANK OF D F/F's
LEVEL ONE (W 1)
~~i
3 BIT D F/F 4 FULL ADDERS
BANK OF D F/F's
LEVEL TWO (W 2)
7 BIT D F/F! 1 2 BIT RIPPLE ADDER
I I
BANK OF D F/F's
LEVEL THREE (W 3)
3 BIT RIPPLE ADDER 4 BIT D F/F
—
i i rP7 P6 P5 P4 P3 P2 PI PO LEVEL FOUR (W 4)y y v I
Figure 4.6 Custom 4 Bit Pipelined
Multiplier Block Diagram
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The module consisted of 4 blocks called W_l , W_2
,
W_3 , ar.d W_4 . The module was attached to a chip,
f loorplanned, and simulated to test for correct logic. Figure
4.7 depicts the floorplan.
Figure 4.8 shows the 4 Bit Multiplier Chip with pads,
clock, ground, and power. Timing analysis was performed by
the system Timing Analyser for output propagation delays at
each level. The results are presented in Table XII.
TABLE XII
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The data indicate that the longest output propagation delay
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Figure 4.7 4 Bit Pipelined Multiplier Floorplan
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B B B
Figure 4.8 4 Bit Pipelined Multiplier Chip
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D. 16 BIT PIPELINED MULTIPLIER
The purpose of the work reported in this section was to
build a strictly high performance 16 bit pipelined multiplier
chip which could be rapidly tested and de-bugged. Two designs
were considered. They were the Wallace Tree structure and
ripple adder design using a pipelined parallel multiplier with
all partial products computed prior to array entry.
The Wallace Tree structure was rejected because, while it
saved only two levels of logic, the design presented serious
de-bugging difficulties. It was found to be extremely
difficult to trace and debug signal errors when the column
height was 16
.
The design used was the pipelined parallel multiplier.
The primary advantage cf this design was found to be the
relative ease of de-bugging the chip. The primary
disadvantage was the additional cost in hardware and chip size
associated with D flip/flop delays used to align and save
intermediate results [Ref. 12:pp. 51-53].
1
.
16 Bi t Pipelined Multiplier Design
The 16 bit pipelined multiplier was designed using a
pipelined parallel multiplier, and pipelined ripple carry
adder hardware for summing the final partial products. A
design block diagram is shown in Figure 4.9. All partial
products were generated simultaneously by the 256 AND gates.
This initial partial product generation is also necessary for
the Wallace Tree structure. Partial product reduction can be
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accomplished by Booth's modified algorithm and read only
memories (ROM) [Ref. 19], but neither were pursued in this
design. The partial products were then reduced with full
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Figure 4.9 Custom 16 Bit Pipelined Multiplier Block Design
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Eleven levels of blocks were used to construct the
multiplier. These were then attached to a chip, which also
included input /output pads, clock, power, and ground. The
chip was then f loorplanned , and the floorplan, with pads, is
shown in Figure 4.10.
The chip was tested for correct logic using the
system simulation feature. Ten to fifteen random 16 bit
unsigned integers were inserted on the input signals.
Although the tests run were not all inclusive, the results
indicated correct logic for the inputs tested.
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I I I I I I I !!:-8iil 119 1 I
Figure 4.10 16 Bit Pipelined Multiplier Floorplan
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Timing analysis was performed by the system Timing
Analyser for output propagation delays at each level. The
results are presented in Table XIII.
TABLE XIII






2-8 7 .2 10.4
9 7.9 8.1
10 7.9 8.1 |
1
1 ] 7.9 8.1 •
1 1
The data indicate that the longest delay in the circuit is
10.4 ns
. occurring in each level 2 throuch 8.
E. PEP^"OPM-! T CE RESULTS
Table XIV is a summary of the performance results of the










4 BIT GENESIL (WITH LATCH) 10.9 1 57.4
8 BIT GENESIL (WITH LATCH) 24.4 1 32.3
16 BIT GENESIL (WITH LATCH) 51.0 1 17.3
4 BIT WALLACE (PIPELINED) 7.6 1 70.9
16 BIT PARALLEL (PIPELINED) 10.4 8 59.1
The data clearly illustrate the performance advantage gained






This thesis has described the applications of silicon
compilers, and the design methodology of the Genesil Silicon
Compiler. The Genesil Silicon Compiler methodology was
demonstrated with the design and verification of custom
pipelined adder and multipler circuits.
The Genesil Silicon Compiler system is a rapid and
efficient stand-alone tool for algorithm to hardware
implementation and verification. Rapid iterative design.
simulation, and timing analysis is possible because the system
requires no user initiated programming.
The Genesil system user's manuals state that it is
assumed the user has attended the Genesil Silicon Compiler
user school
. The manuals are reference manuals . and not
tutorials for new users. The new user, however, can rapidly
learn the system.
The user should thoroughly pre-plan design and
performance specifications because there is not a plot "screen
dump" capability on the system. The user must manually track
and record all signal and object changes if an updated design
plot is desired at the end of a session.
Object compiling and channel routing times for the
circuits designed in this thesis were longer than anticipated.
In order to expedite object compiling during design iterations
82
and de-bugging, object sizes (i.e., blocks, modules) should be
as small as practicable. The system auto placement and
routing features decreased routing times, but were less
efficient than manual placement for overall object size.
Complete chips, with all associated hardware, consumed
much system memory. During thesis research, chips and objects
were stored on tape backups when memory availability became
critical. All design and performance specifications can be
verified at the block and module levels, which saves memory
and routing time.
B . RECOMMENDATIONS
The following recommendations should be considered:
1. Research the area of optimum chip test algorithms
prior re foundary tapeout. Investigate the full Genesil
Compiler System Corporation's capabilities in the test area.
2. Purchase a plotter for plot "screen dumps" for rapid
intermediate design schematics.
3. Transfer the system to the VAX 785 for more memory
capability and faster tape storage capabilities.
4. Following system transfer to the VAX 785, establish a
user custom library for high performance modules including
pipelined integer multipliers, floating point multipliers,
signed multipliers, and adders.
5. Do design, layout, simulation and Timing Analysis
without pads for memory and routing time efficiency.
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AP PEND IX
GENESIL SILICON COMPILER TUTORIAL
A. INTRODUCTION
The purpose of this tutorial is to guide the new user
through the mechanics of a Genesil system hierarchical top-
down chip design. Designs may be implemented either top-down
or bottor up. The tutorial begins with designing two basic
blocks, followed by a multiplier module, and summarized with
the design of a chip which uses the two blocks as its core.
Prior to beginning the initial session, the user should
become familiar with the Syster Description Users Manual , in
particular. Chapters 2 and 3. The next manual of interest is
the System Description Application Commands manual , which
contains detailed explanations of user invoked commands. The
new user should periodically refer to Appendix A (Genesil
System Menu Map^ of the Syst em Description Application
Commands manual during initial sessions.
1 . Design Method
All design and performance specifications should be
pre-planned, including a detailed sketch with all signal
names. The basic stand-alone object which can be attached to
a chip is the block. Blocks may be attached to modules or
chips, but not to other blocks. Modules, the intermediate
object in the hierarchy, may be attached to other modules and
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chips. There are no chip size constraints in the Genesil
system, although this is dicated by the selected foundary.
Large designs can, therefore, be implemented with chipsets.
2 . Operating System
Genesil runs under the UNIX operating system. The
user is referred to the UNIX For Genesil Users manual for
detailed UNIX pathnames information. The pathname is the full
name of an object in the Genesil system. The user is referred
to page 4.8 in the System Description Users Manu al for naming
conventions details.
B. TUT0RBLK_1 BLOCP'.
This section contains a step-by-step design of a block
named tutorblk_l . The block will contain two random logic
objects, which are a 4 bit adder (AO), and 5 bit D F/F (DFF1).
The pre-planned schematic of the block, including all signa l









DFF1 DFF1 T4 • 01AO COUT
Figure A.l Tutorblk 1
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Since the system is menu driven, it is important to have a
detailed schematic with signal names clearly marked. The same
signal name cannot both enter and leave the same object.
All commands may be executed by typing in the command
next to the prompt followed by a RETURN, by using the arrow
buttons located on the upper right side of the keyboard to
scroll through the commands followed by a RETURN, or by using
the MOUSE. All following command instructions assume the user
is using the MOUSE. The instruction select SOME_THING , means
use the mouse to move the cross-hairs to SOME_THING and press
the execute button (right hand button) on mouse.
1. While in the Executive menu (upper right corner of
screen)
:
a. Following LOGIN and GENESIL entry, select
CONTINUE
.
b. Select SELECT_OBJECT (Figure A. 2). This is
normally always the initial command in order to attach objects
to the user ree.
c. Select ATTACH (Figure A. 3), followed by NEW
(Figure A. 4) since this block is the intital object.
d. Select BLOCK (Figure A. 5) since this is the
object type desired.
e. Next type in tutorblk_l , at the prompt followed
by a <CR>. This is now the name of a new, yet to be defined,
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f. Select BACK, which returns the user to the main
Executive menu.
g. Now select SELECT_OBJECT , and on the next screen
select DOWN. The next screen should indicate a list of sub-
objects on the right side of the screen (Figure A. 6). Select
tutorblk_l and it will now be attached to the tree.
h. Now go BACK to the initial Executive menu (Figure
A. 2) .
2. The block now needs to be defined:
a. Select DEFINITION (Figure A. 2). The next screen
is the initial Definition menu (Figure A. 7) as denoted by the
upper right hand corner cf the screen. The upper left hand
corner indicates the cbject types and pathnames.
b. Select HEADER (Figure A. 7). The next screen
(Figure A. 8) is the Header form. Select RANDOM_LOGIC under
Function type. CONFIRM it, then select VTC_CP10B under Fab
line.
c. Next ACCEPT_FORM (Figure A. 8) which will return
the screen to the Definition menu. Now select SPECIFICATION
which moves the screen to the RANDOM LOGIC Functional
Specification form (Figure A. 9).
d. Select NEW (Figure A. 9), and a random logic
library pops up on the right side of the screen. Select ADDER
and DFF from the logic library.
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Licensed Material — Program Property of SCS — All Righ'
This software is protected at an unpublished work and the cof
does not imp Ig publication Th i • »oftuiare contains confidenl
secrets of Silicon Compiler Systems Corporation The reprodi
t^arsfer or use of this software or the supporting documental
governed P y a license agreement with SCS and the software s(
solely in accordance with such agreement
RESTRICTED RICMTS LEOEND
Use. duplication or disclosure by the Governmer
is subject to restrictions as set forth in
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Date Mon Aug 22 21 09 58 l^fib
Date Mon Aug 22 21 09 59 1988
Compile p at are t e r .
CGMF I^ER TVrC STANDARD NONE ESTInATE
Notes
INSERT MESSAGES GRAPHICS FORM O.'lRlAt RECORD UTIlITv
aCCE- T_eorh
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Genes ll Version v7
RANDOM LOGIC Functional Specification
Random Logic Block Editor
IlviSEF MESSAGES GRAPHICS TuF-n OVERLAi RECORD uTIl! t >
TEXT S^ECACCr.'P~ "OP" CHEO FOR"' NEw
PIGEONHOLE SAVE SI GNAL
CANCEL TECH CHECk UNUSEL




e. Now select BACK and the screen should be back in
the RANDOM LOGIC Functional Specification form (Figure A. 10)
with the ADDER and DFF included.
f. Select EDIT, which is adjacent to ADDERO (Figure
A. 10) and the next screen will be a specification form for the
adder (Figure A. 11). Details of all random logic
specification forms are found in the Genesil Silicon Compiler
Library Vol I, Blocks .
g. Fill in the adder specification form as shown in
Figure A. 12. Select EXPAND for a line-by-line entry form if
desired and select COMPRESS to return.
h. Select NEXT (Figure A. 12), which pulls up a
specification menu for the DFF. Fill it out as shown in
Figure A. 13.
i. Now select BACK tc return to the RANDOM LOGIC
Functional Specification form (Figure A. 10).
j. Select SIGNALS (Fiaure A. 10) and the screen shows
a signal list of the block. Make the signals correspond to
Figure A. 14 by selecting I. and L next to the signal names.
This cleans up the circuit because the system assumes the user
desires Both normally.
k. Now select BACK to return to Figure A. 10.
1. If desired, VIEW may now be selected for a block
diagram, with signals, for inspection. Use BACK to return to
the specification form.
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Random_Log 1 c : "*Q enn 1 t 1 c / se 1 1 1 e/ tu t or b 1 k _1 Random L091C Block Editor
Genes ll Version v7
RANDOM LOGIC Functional Specification:
DEL EDIT MOVE >ADDERO (ADDER)
DEL EDIT MOVE 1. >DFF1 < DFF )
INSERT MESSAGES GRAPHICS FORM OvER^Ay RECORD UTILITY
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Srntu 1 Version v7
Random Logic Block Specification
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Random Logic Block Editor
Reg ime
Connector Width ! Timing
A 4 1 Pr op (
t
B 4 1 Prop (
OUT 4 1 Prop(t
CIN l 1 Prop (t
COUT 1 1 Proptt
















Rand om_Log I c "-g en so 1 1 1 e/ f e 1 1 1 •/ tu t or b lk_l Random Logic Block Editor
Geneiil Version v7 O
Random Logic Block Specificationo
Block t y p DFT




Conn e c tor Uidth ', Timing
PHX 1 1 Phase X
PHY 1 1 Phase Y
IN 5 1 Vylt-ll
OUT 5 1 Sy l t >
LOAD 1 1 Vy (t-1
)
> p h a s • _a
> p h a « e _b
>aOcout, aOC3 03.
>df f 1C4. 03 \
>TRUE
INSERT MESSAGES GRAPHICS FORM OVERLAY RtCOP;





Genenl Version v7 0-
SIONALS
Random Logic Block Editor
N;u =
;
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m. Now select ACCEPT_FORM, and after the system
writes the text file and validates the form, the screen should
be back to the Executive menu (Figure A. 15)
.
3. The block will now be compiled:
a. From Figure A. 15 select COMPILE. The next screen
gives the user various compile options including simulation,
timing analysis, and layout. Since all will be used later,
select BUILD_ALL (Figure A. 16).
b. At completion of compile, the screen will again
return to the Executive menu (Figure A. 17).
4. The block will now be simulated. Detailed simulation
information car. be found in the Simulation Users Guide :
a. Select SIMULATION (Figure A. 17).
b. Select GFL then SIMULATE on the Simulation
Environment form (Figure A. 18) . Notice the system is now in
the Functional Simulator (upper right hand corner of screen)
.
c. Select BIND (Figure A. 19) to input signal values.
d. Select MULTIPLE_SIGS (Figure A. 20) since there
are several signals to input.
e. Type in a[0] etc. , and the value (0 or 1) as
prompted. Use the values shown in Figure A. 20 as initial
examples
.
f. When all desired signal values have been entered,
select BACK (Figure A. 20).





















































ted si gna 1
, SIGNAL
'aOr.3 01. aOcout "
•dffU4 03"
df f 1C4 3"
"dff 1C33"
"df*lC23"
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Random_Logic ^gtnsett lt/i«tt 1 t/tutorb 1 k_l CompiliCmml Vtrtion v7
»_L1 3. SIGNAL "dfflC4 CO"
1 Created signal "dfflC4]"
) Created signal " d f f 1 C 3 J "
) Created signal "dfflC23"
(Created signal "dfflCl]"
! Created signal 'dfflCCO"
*_L1 t>. SIGNAL "TRUE"
DACK
SIGNALS
OUTPUT_SICNAL *_L1 0. L




) Te»t file is written
I This object is producible in all current tecnnologies









t u t o r b 1 > _I









INSEPT nES£Aii£S GRAPHICS OVERlAy RECORD UTIlITV
CANTEl SIrl_MODEL TA_M0DEl LAYOUT CHtC*._H0DE_0N
B'JILD_A_L LOAD MODEL AUTO D£F SPEC
. co" c ile:
Figure A.-1&
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Rend orr_Log 1 c % g en it tt 1 e/» t tt 1 e/ tutor b 1 k _1 Eucutivr
Oeneeil Vinion v7.
done converting CMOS logic gate
INFO *addmg extra logic for itiui node 1
INFO *adding extra logic for mui node 10
INFO 'adding extra logic for mux node 13
INFO *adding utri logic for nui node 17
INFO 'adding extra logic for mux node 20
INFO 'adding extra logic for mux node 21
INFO 'adding extra logic for otui node 30
INFO 'adding extra logic for mux node 33
INFO 'adding extra logic for mux node 40
INFO 'adding extra logic for mux node 43
INFO CLOCK PAIR
pha phase _a , phb phut _to
*E_total = 15.E_cap=0 12,E_imax«0 03 nj
*P_ac = 00 mW
P_ac = 1 50 mH 85 5v_0d egC6 1 OMHi ( 1 17 mU + 33 mW)
'Total power dissipation- 1 50 mW 85 5v_0d eg C81 OMH i
Done with command COMPILE CATE SWITCH LVl MODEL in Block /tutorblk_l
Timet real = 15s. cpu«=7 6s (u e 5 2s. s«2 4s< (c = 7 2s)
Executing command COMPILE L0AD_M0DEl in Block /tutorblk_i
Capa:: taict for 'phase_a' is 0& pf
C ap a '. i t an • e for 'phase_b ' i s 34 pf
I Peak A? current to VSS 12944 uA
Key Parameters 212 transistors. Dissipation 1 5 mi 1 1 iWa 1 1 se5ve 1 OMh
z
Key c 3rameters (set 124) Modified
Done with command COMPILE L0AD_M0DEl in Block /tutorbl*_l
Time; real=47s. cpu=23? <u=ltis s=7 3s) (c-23s)
Executing command MARr SIMULATOR BLOCK MODEL in Block / tut or b 1 i>
_
l
loaC'ng model for type RL
Gene- at mg model for /mnt/gen/gensettle/settle/tutorblk_l type RL
Done with command MARK SIMULATOR BLOCK MODE.. l r, Block / tutorD 1 t_l
Time? real=31s. cpu=lls (u=o 8s, s=4 4s) lc=lOs)
Done lulth command BjIlD_AlL
INSERT MESSAGES GRAPHICS OVERLAY RECORD U 7 lLlT-






Gintnl Version v7 0-
Simulation Environmint
Functionil Simulator
oe tup Piles Comm en t
Sc-een Definition File* Comment
Test Vec tcr Files Commen t
< h e i p g»ni»/<topi:>) - help on genie, try help genie/help
(help siffl/vtopic>) - help on simulator
(help sim/setup> - help on setup
Some simulate commanfls
(pi in st< - print inttancetbloch. module), shows connections
(pn net' - print net. tr.ous connections
icV count) - clock count times
isk count) - step count times
isnt net) - gets value of net as binary string
(«,r ret - gets value of net as h#i string
( u»n odri.es net) - show values o ' diivers en net
sn anc s n B no.lor. ger using binding strengths
see tr>e nelp info if you need the old bena.ior
INSEF" MESSaGEE GRAPHICS FOrVr, uVERlAV RECORl.
DISABLE CURRENCY









Random_Logic ~g en se t t 1 •/ set t 1 •/ tu torb 1 k_l runctionai Simulator
if net j 1 Version v7
INFO CLOCK PAIR
pha phase_a. phb phase_b
E_total 15, E_cap»0 12. E_ima«-0 03 nj
*P_dc = 00 mW
*P_ac = 1 50 mU 65 5v_0d egCeiOMHz ( 1 17 mW + 33 mW>
• Total power dissipations i 50 mW 85. 5v_OdegCeiOMH2
Done with command COMPILE GATE SWITCH LVL MODEL in Block . tutorblk_l
Times real=l5s, cpu-7 6s (u»5 2s. s"2.4s) <c-7 2s>
Eiecuting command COMPILE LOAD_MODEL in Bloci 'tutorblk_l
Capacitance for 'phase _a ' is 06 pf.
Capacitance for 'phase_b' is 0.34 pf.
I Peak AC current tc VSS 12844 uA
Key Parameters 212 transistors, Dissipation 1 5 mi 1 1 lUa 1 1 s«5VS i OMti i
Keg Parameters (set 124) Modified
Done with comn.ano COMPILE lOAD_M0DEL in Block 'tutortH_l
Times real=47s, cpu=23s (u=lfas, s=7 3s) <c=2js>
Executing command MARK SIMULATOR BLOCK MODEL in Block 'tulorbU_l
loading model for type Rl
Generating model for /mnt/gen/gensettle/settle/tutorblk_l type RL
Done with command MARK SIMULATOR DLOCK MODEL in Clock ' t u c or b 1 k _
i
Times rea!=3ls. cpu«lls ( u = 6 Bs, s=4 4s) (c=lOs)
Done with .ommano BUIlD_ALl
SIMULATION
GFl
i Selecting Functional Mooel
EMULATE
) Cnecking file currency
> Internal Object Hierarchy Initialiieo
) Completing Cata Gathering Phase
i All ';1ps are up to date
) Done with currency check
) Linking iim mcdel
) phasea= phase_a pnaseb= phase _b
INSERT MESSAGES GRAPHICS OVERlay RECORl UTILITY
EACi' QUEPv HIER..LEVEL ENVIRONMEN 1 NEW5CREENS
EIUD CvCLE RUN_VECTORS SCROLL P1CK_SCREEN
ASSEP T STE^ UNBIND F0Sf1AT_SCREEN
PRGPAGATE VERIFv_VALUE
C omman d
: sim j_at ion;
Figure A. 19
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Rand o<r_Log i c ^g*r\%a t t 1 «/»«t 1 1 •/ tu torb 1 k_l Functional Simulator
Cenenl Vrriion v7.
)
> loading model for type RL
) Generating model for /mnt /g en/g ante t t 1
e
/set t 1 e/ tutorb 1 k_l type RL
) Done nun command MARK SIMULATOR BLOCK MODEL in Block /tutorblk_i
> Times real=31s. cpu=lls (u»6 Bs. *"4 4s) (c"10s)
) Done with command BUILD_ALL
SIMULATION
CF(_
> Selecting Functional Model
SIMULATE
) Cnecning file currency
) Internal Object Hierarchy I n i 1 1 a 1 i I ad. . . .
i Comcieting Data Gathering Phase
/ All -ilei a^e up to date
) Don? mth currency check
) L l n i i ng sin mod e
1
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Random_Logic ~g en se t t 1 e / se t t 1 e/ tu t or b
1
k_l Functional Simulator
Genes ll Version v7
) Done with command MARK SIMULATOR BLOCK MODEL in Block /tutorblk_l
) Times real=31s. cpu=lls < u«6 8s, s=4 4s) <c=10s>
) Done with command BUlLD_ALL
SIMULATION
CF,_
) Selecting Functional Model
SIMULATE
) Checking file currency
) Internal Ooject Hierarchy Initialized....
) Completing Data Gathering Phase ....
) All files are up to date
) Done with currency check
> Linking Sim model
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INSERT MESSAGES GRAPHICS OVERlAy RECORD UTI^ITx
EAC" QUERY HIER_lEvCl ENVIRONMENT NEwSCREENS
EIND CYCLE RUN_VECTORS SCROLL PIC>-_SCREEN
m££lPT iTEF UNBIND FORMAT _SCREEN
PRuP*iATt VERIFY VALUE
ilM.ji.if ion: p i
Figure A. 21
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h. Type in pi and depress RETURN (Figure A. 21).
i. Nov the screen should look like Figure A. 22,
which has simulated the block for proper logic. Other values
may be inserted by using the previous steps beginning with c.
j. Now select BACK, then EXIT_SIM, with a CONFIRM to
return to the Executive menu (Figure A. 17)
5. Timing analysis will now be performed on the block.
The Timing Analysis Users Guide contains detailed information
concerning timing data and commands:
a. Select TIMING (Figure A. 17).
b. The system should be in the Timing Analyser
function as shown in Figure A. 23.
c. Select CLOCKS, and all object clock information
is as shown in Figure A. 24.
d. Select EACK ( Figure A. 24).
e. Select PATH_DELAY (Figure A. 23^. The screen now
shows a li? 4: cf all user generated nodes or signals (Figure
A. 25) . By selecting source and destination signals from the
list, the system calculates logic propagation delays between
the selected nodes (Figure A. 26). This is where the detailed
schematic may be useful
.
f. Select BACK (Figure A. 26) to get to Figure A. 23,
then BACK to exit timing, followed by CONFIRM.
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Random_LOgic ~o ense t t 1 e/se 1 1 1 e/ to t orb 1 k_l Functional Simulator
Cenesil Version v7
) loading model for type RL
> Generating model for /mnt /g en/g ense t t
1
e/»e t t 1 e/ tu torb 1 k _1 type Rl
> Done with command MARK SIMULATOR BLOCK MODEL in Block ,tutorblk_l
) Times real=3ls. cpu=lls ( u»6 9s, s»4 3s > (c-lOs)
> Done with currency check
) Linking sim model




















• totc r tlt_l is of type genbiock/rl with 10 ports
i pet CI pnase_a to NC = 1
i port 1 CI phas«_b tc NO =
) pcrr 2 D dfflC* 0) tc NC«5 = 10111
• pert 3 1 a r. 3 3 to NC«« = 1010
. tort a I bi3 0] to NC«* = : i 01
INSERT MESSAGES GRAPHICS OVERLAY RECORD UTILITY
5A> Q'.'ER'i HIER_LEVFL ENVIRONMENT NEwSuBEENS
BIND CyClE RUN_VECTORS SCROLL PI CK _SCR£EN






Rand on-_Log i c "-g ense 1 1 1 e/ s e 1 1 1 e / 1 u t or b 1 k _1 Timing Analyier
Genet] 1 Version v7
TIMING ANALYSIS REPORT
Otject Type BLOCK Function Type Random_Logic
Technology CI Fab Line: VTC_CP10B
Setup Files





Junrtion temperature Supply voltage
Current Clock Definition
Phase 1 Phase 2
INSERT MESSAGES G&APhICS FORM OVERLAY RECOPD UTILITY
BACK CLEAR_£ETUii L ClOCkS UUTPUT_DELAY DI SablE _CUSRtNv. >
R£AD_E£TUPb SETUr_MOL[ PaTh_DELAy VIOLATIONS
NODE SETUF NODE DELAY
T: ~ I ''- G: Figure A. 23
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Random_Logic ~g en se 1 1 1 e / s e 1 1 1 e / tu t or b 1 k _1 Timing Analyjer
Genes ll Version v7
CLOCK REPORT MODE
rabline VTC_CP10B Corner: TYPICAL
Junction Temperature 75 degree C Voltage 5 00
v
Phase 1 pnase_a Phase 2 phase _b
Included setup files default setup file
CLOCK TIMES (minimum)
Phase 1 High ns Phase 2 High 10 9 nt
Cycle (from Phi) 10 9 ns Cycle (from Ph2J 2l 5
Minimum Cycle Time 21 5 ns Symmetric Cycle Time
n •
CLOCK WORST CASE PATH;
Minimum Phase 2 hiof, time is 10 9 ns set by
Noce Cumulative Delay Transition
(internal 1 109 rise
aOccut 9 ^ fall
aCGl - fal 1
Minimum cycle tim<? (from Phi- it 10 9 ni se-t oy
Node Cumulative Delay Transition
( 1 n t erna 1 I 10^ rise
aO'. cut 95 fall
aCOJ fal 1
Minimum cycle time (from. P r, 2 is 21 5 ni set cy
** C 1 c c I delay 1 2ns (1: 9-1C 7) c y : 1 e _s har i no disaDlefl
NoCf Cumulative Delay Transition
INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTIlITy
BACt- PhASE2_hIGh CYClE_kH1 Du* _lATC m_ThRE6H0^:







Ctnttil Version v7 0-
Timing Analgur
PATH DElAY MODE
Faohne VTC_CP10B Corrnr TYPICAL
Junction Temperature 75 degree C Voltage 5 00v
Phase 1 phase _a Phase 2 phase _b
Included setup files default setup file
Sour c e Destination























d * f 1 C 2 :
off l C3)
d f f ! 1 4 ]
p ha s e_i
p h a s e_o
INSERT MESSAGES &RaF-hIC£; FORM
BAO PATu DELETE TQ&GLE
CivERlAy RtCORC UTILITY
En- or "sti-inc]
t ;>- :•.;: path delay:>
Figure A. 2 5
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Rand om_Log l c ^gensettle/settle/tutorblk_l
Genes 1 1 Version
PATH DEi-AY MODE
v7. 0-
T lmi ng An* 1 y l er
NAME
ratline VTC_CPlOB
Junction Temperature75 degree C
Pria^e 1 phase _a























































o f i : [ l 3
df * x l 2
3
df * 1C3J
df t l L4 3
P ii a* »_b
IN5EP" MESSAGES GRAPHICS PORM
B*Cf PATH DELETE TOCGlE
GVl.Ri.Av RtCuRD UTIl!
Er t e - [ifing]
: t;w:ng: c tTn de^ay;
Figure A. 26
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6. Now to exit Genesil:
a. Select EXIT_GENESIL (Figure A. 15).
b. Select CONFIRM.
c. Select appopriate log command. The block is
stored in the user's account regardless of which log command
is selected. It is best to not save the log in the interest
of memory, unless a future printout is desired.
C. TUT0RBLK_2 BLOCK
This section is a user exercise to build a block named
tutorblk_2 by following the steps illustrated in section B.
This block is necessary for the completion of the chip in
section E.
The block will contain six random logic objects.
consisting of 5 inverters (i0-i4) and a 5 bit D F/F (DFF5).




















Figure A. 27 Tutorblk_2
To ensure that the block functions properly and will
connect properly to the chip, make the specification menus
match Figure A. 28 through A. 32. Then compile, simulate, and
perform timing analysis as in section B.
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Ranaom_Logic "v g»ntettlt/tettl«/tutorblk_2 Random Logic Bloct Editor
RANDOM LOGIC
f * 1 1 ven 1
Func t i on*
DEL EDIT MOVE >INVERTO ( INVERT)
DEL EDIT MOVE 1: MNVERT1 < INVERT)
DEL EDIT MOVE 2 >INVERT2 ( INVERT)
DEL EDIT MOVE 3 >INVERT3 ( INVERT)
DEL EDIT MOVE 4 MNVERT4 ( INVERT)
DEL EDIT MOVE 5 >DFF5 (DFF)


















Random_Logic ""g en se 1 1 1 e/ * * t 1 1 e/tu tor b 1 k_2 Random Logic Bloc* Editor
Cenesil Version v7.




Drive Strength > 1
Reg ime
Connector Width I Timing
IN 1 1 Prop(t) >df*lCOI
OUT i l Prop(t) >i0_






Random_Logic ^g en f 1 t la /se 1 1 1 •/ tu
t
orb 1 k _2 Random Logic Block Editor
Genet il Vernon v7.






Connector Width I Timing
PH* 1 1 Phate X >phate_a
PHY l l Pha»e Y >phata_b
IN 5 1 Vy(t-l) >14, 13, 12. 1 1. 10
OUT 5 1 Sy(t) >dff5C4:03
LOAD 1 1 Vy(t-1> >TRUE
INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTIlITY
BAC» PREV CONVERT EXPAND
:-defin:tion> _. .
, nFlBUCp A. 3
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Random_Logic ~g ense t t 1 e/ s e t t 1 e/ tu t or b 1 k _2 Random Logic Block Editor
Genes ll Version v7. O







Connector Width 1 Timing
PHX 1 1 Phase X C 03 >phai»_a
PHV 1 1 Phase Y CO] >phase_b




:o) :• i o




C 03 ; df ( 5C03.
LOAD 1 1 Vylt-1) C 03 >TRUE
IN5EP T MES=>aGE=> GRAPhICS Fu~n OVERlAy RECORD UTIlITV




Random_Lojic ~gensettle/settle/tutorbl»_2 Random Logic Block Editor
Cenesil Version v7
SIGNALS





















INSERT MESSAGES GRAPi-tlCS PQPM Q.'ERlAy RECORD UTILITY
cAC UNUSED COrtPREEiS
En t e " nfi, i i g ri 4 , r, am« s* [ifing]




This section illustrates the design of a 4 bit multiplier






S7 S6 S 5 S4
I I I I
DFF 8 BIT
LS OUT [3:0]
7 P6 P? ? 4 P3 P2 PI PC
Figure A. 33 Mult_Mod Module
Library_mult is a Genesil system library parallel multiplier
block. The external adder is necessary to complete the
multiplication. Detailed information concerning the
multiplier block is contained in the Genesil Silicon Compiler
Library Volume I, Blocks .
1. The user should proceed as in the previous sections
up through ATTACH NEW (Figure A. 5):
a. Now select GENERAL MODULE (Fiaure A. 5).
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b. Go BACK, name the r.odule Mult_Mod, by typing it
in next to the pror.pt. and attach it to the tree as in the
previous sections.
c. Select DEFINITION from the Executive menu.
d. Select HEADER (Figure A. 34), then VTC_CP10B for
Fab line, and ACCEPT_FORM.
e. Now select SPECIFICATION to pull up the Module
specification menu. No objects are on the menu yet.
f. Select ATTACH_NEW. then RANDOM_LOGIC . The user
will now be prer.pted for a name. Name the first random logic
object adc!er_3bit .
c. Repeat for dff_8bit.
h. Nov select ATTACH_NEW . then select BLOCK, and
name it lirrr.ry_r.ult when prompted. When cor.plete. the screen
should lock like Figure A. 35.
sub object (adder 3bit . dff Sbit, andIT = «~V
library_mult ) rust now be defined.
;. Starting with adder_3bit , select DEFINE (Ficure
A. 35). Then select HEADER and specify RANDOM_LOGIC for object
type on the Header form. Fab line can be specified, but will
be automatically taken care of at the module level. Select
ACCEPT_FORM.
k. Next select SPECIFICATION which pulls up a RANDOM
LOGIC Functional Specification Menu. Select NEW, then ADDER
































Date Mon Aug 22 1 5 40 26 1 9bS










Estimate ( OFP , POWER. CLOCK. BUS, ALL
)
Notes











Module ^g ense 1 1 1 e
/
k 1 1 1 •/ tu tor i a 1 _mod Definition
Genes ll Vert j on v7
Sub-Objects Name Type
>adder_3bit Random_Log l c DEFINE DETACH
>dft"_8bit Random_Log ic DEFINE DETACH
>1 lbrar u _mul t MULTIPLIER DEFINE DETACH
ATTACH NEW ATTACH EXISTINC
INSERT MESSAGES GRAPHICS FORM OVERlAy RECORD UTILITY
ACCEPT_f-*ORM H£ADER ATTACH NET NETLIST
ObJEZl NE.Ti.IST
: DE=" IN IT ion:-
Figure A.3S
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1. Go BACK to the Specification menu and it should
look like Figure A. 36.
m. Now select EDIT, and fill out the Random Logic
Block Specification menu as shown in Figure A. 37. Select
EXPAND and the menu should look like Figure A. 38.
n. Starting at step j, follow the same procedures
with dff_8bit. The RANDOM LOGIC Functional Specification form
(Figure A. 39) and Random Logic Block Specification form
(Figure A. 40) should be filled out as shown.
o. Proceed the same way for library_mult , but
remember to select multiplier on the Header form.
p. Fill out the MULTIPLIER SPECIFICATION menu as
shown in Figure A. 41.
c. Select ACCEPT_FORM (Figure A. 41), then BACK to
the Module Specification Form (Figure A. 35).
2. The module must now be netlisted:
a. Select OBJECT_NETLIST (Figure A. 35).
b. Type in adder_3bit (Figure A. 42) next to Object
Name. Another way to do this is to mouse Object Name, depress
Return, and a list of sub-Objects is pulled up on the right
side of the screen for selection.
c. Proceed through the Net Name list, and select E,
next to attributes, for external for all signals . This is
necessary to make the module function correctly!
d. Select Object Name, and type in dff_8bit (Figure
A. 42). Do the same as in c above.
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Rano om_Log i c <n»* t t 1 t
/
*«t t 1 t/ tutor i •] _mod /ad d ar_3b i t Random Logic Block Editor
Genu i 1 Vtrtion v7.
RANDOM LOGIC Functional Specification
DEL EDIT MOVE >ADDERO (ADDER)
INSERT MESSAGES GRAPHICS FORM OVERi_Av RECORD UTIlITt
a:ce°t_form check_form neu delete_croup view
pigeonhole save " signals ed1t_gr0up text_spec
can:ei_ tech check unused
: DE r in:tion:-def ine>
Figure A. 36
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Rar.dom_Log ic <nse tt
1
t/tett 1 •/ tutor la l_mod /add er_3b 1 t Random Logic Block Editor
Gmetil Venion v7.






Coni. e; tor WlC th ! Timing
A 3 1 Prop ( t >
E 3 1 Prop ( t
)
OUT 3 1 Prop ( t >
CIN 1 1 Prop ( t
CDUT 1 1 Prop < t













Figure A. 3 7
129
Rand om_Log l c ^nse t t 1 e / se t 1 1 •/ to tor i a\ _mod /add er_3b l t Random Logic Block Editor
Genes il Version v7







Connector Width : Timing
A 3 1 Prop(t) C 23 >HS_SUMC23
c n >ms_sumci3.
C 0] >M5 SUM t 3
B 3 1 Proplt) C 23 >MS_CARR 1 ES C 2 3.
C 13 >MS_CARRIESC1 3.
C 03 >M5_CARRIESC03.
OUT 3 1 Prop(t) C 23 >S6
C 13 >s5.
[ 03 >s4
CIN 1 1 Propit) C 03 >FALSE.
COuT 1 l Propit/ C 03 >»7





IN5ER" MESSAGES GRAPHICS FORM OVERlAv RECORD UTIlITy
BACk COMPRESS
defin;- ion. de* ine:
Figure A. 3!
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Random_Logic <g tnitt t
1
*/ s »t t 1 •/ tutor i« l_mod /d ff _Bb 1 t Random Logic Block Editor
Genttil Vtrtion v7.
RANDOM LOCK Functional Specification
DEL EDIT MOVE >DFFO < DFF )
INSERT MESSAGES GRAPHICS FORM OVERlAy RECORD UTIlITy








Random_Log 1 c Cg (ntr t 1 1 •/ s * t t 1 •/ t o t or 1 a 1 _mod / d * _8& l t Ranoom Logu Elocn Editor
Cine til Version v7






Connecter Width ! Timing
Phx l l Phase x
PH> i l Phase Y
IN £ 1 l/iji t-1 )
OUT 6 1 Sy ( t
)
LOAD 1 1 Vy(t-l)
'phase a
>p has e b
>s7. tb. s5 »4. LS DUTC3 CO
>P7, P6. P5. P4, P3, P£. PI. PC
>TRUE





MULTIPLIER <gensett 1 e / i • 1 1 1 */ tu tor 1 a l_mod /
1












Mu ] tip] l er
MP.
_IN








































hodule 'g fnset t 1 e/set 1 1 e/ tutor ial_mod L»f inition
GcneiU Vernon v7 O
Object Nam* >add er_3b 1
1
FIRST PREV NEXT LAST
">itpl«v NONE CHECK_RESULTS LENGTH SIC_TYPE PRIORITY
oort b «j NET_NAME CONNECTOR_NAME ATTRIBUTE INTERNAL_EXTERNAL
DEFAULT/USER 'BOTH Name Net Name I-E Attribute
MS_CARRIESC2 03 >MS_CARR IESC2 03 I E NA EDIT
MS_SUMC2 03 >MS_SUMC2 03 I E NA EDIT
s« >s4 I E NA EDIT
s5 >t5 I E NA EDIT
it >t6 I E NA EDIT
57 :. S 7 I E NA EDIT
IN5ER- MESSAGES GRAPHITE FORM OVERLAY RECORD UTILITY








Module ~gense 1 1 le /set t le/ tutor la l_mod Definition
Genetil Version v7.
Object Name >dff_8bit FIRST PREV NEXT i_AST
"lisp lay NONE CHECK_RESULTS LENGTH SIG_TYPE PRIORITY
Sort by NET_NAf1E CONNECTORJMAME ATTRIBUTE INTERNAL_EXTERNAl
DEFAULT/USER/BOTH Name Net Name I -E Attribute















I E NA EDIT
I E NO READ EDIT
I E NO READ EDIT
1 E NO READ EDIT
1 E NO READ EDIT
I E NO READ EDIT
I E NO READ EDIT
1 E NO READ EDIT
I E NO READ EDIT
I E NO DRIVER EDIT
I E NO DRIVER EDIT
I E NA EDIT
I E NA EDIT
I E NA EDIT
I E NA EDIT
INSERT MESSAGES GRAPHICS FORM OVtRuAv RECORL UTILITY
ACCEPT_FORM CHECK SPEC NET_NETlIST SPECIFICATION WRITF._SPEC
PIGEONHOLE VIEW_DRC_NETLIST REaD_S&EC
CANCEL SAVE
F- t »~ C«trinj3
,DEFiNI-r ION:.OEJECT_NETLIST>
Figure A. 1* 3
135
e. Select Object Name, and type in library_mult
(Figure A. 44) . Do the same as in c above.
f. Now select SPECIFICATION (Figure A. 44) to check
the netlist. The system will state if valid or advise of
errors which are listed by using VIEW_DRC_NETLIST
.
3. The module must now be f loorplanned . Simulation and
timing analysis cannot be performed on a module prior to
netlisting and f loorplanning
.
a. After netlist validation, the screen should show
a module Definition menu. If not, go BACK or ACCEPT_FOP.M to
return tc the Definition menu. Select FLOOR_PLAN.
b. Figure A. 45 should now be on the screen. Select
PLACEMENT (Figure A.45*.
c. Next select each unplaced block (Figure A. 46)
until all ar: placed. Elocks may be moved by hocking the
object with the MOUSE. The rest of the commands are explained
in detail in Chapter 6 of the System Description Appl ications
Commands ma nual
.
d. Next go BACK (Figure A. 46) to Figure A. 45.
e. Select PINOUT (Figure A. 45).
f. Now select AUTO_PINOUT (Figure A. 47).
g. Go BACK (Figure A. 47) to Figure A. 45.
h. Select FUSION (Figure A. 45).
i. Select AUTO_FUSE (Figure A. 48).
j. New go BACK (Figure A. 48) to A. 45.
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Module "-gensett le/settle/ tutor ial_mod Definition
Genes 1) Version v7
Object Name >librar v _mult FIRST PREV NEXT LAST
litplag NONE CHECK_RESULTS LENGTH SIC_TYPE PRIORITY
jort by NET_NAME CONNECTOR_NAME ATTRIBUTE INTERNAL_EXTERNAL
DEFAULT/USER/BOTH Nam* Net Name
LS_0UTC3 03 >LS_0UTC3 3
MC_INC3 03 >bC3 03
MP INC3 03 >aC3 03





I E NA EDIT
1 E NO DRIVER EDIT
I E NO DRIVER EDIT
I E NA EDIT
I E NA EDIT
I E NO READ EDIT
I E NO READ EDIT
INSEPT MESSAGES GRAPHICS FORM OVERLAY RECORD UTIlITy








Module "-gensettle/ settle/ tutori»l_mod




S_NULL. »_L1 1. DEFINE "DEFINE"
SPECIFICATION







tJJ'JLL »_L1 2. DEFINE "DEFINE"





) n e 1 1 i s t version 1
NEXT_NAME NEXT








i Inte-nal Object Hierarchy Initialneo
> Completing Data Gathering Pnase
) All input files are up to date
) »#ioi=i f t ota 1 p 1 D 1 k = 2
) m*c hn 1 i d x=2
) Read spec is done
) «»logd=0
Fioorplan











Qenetil Version v7. —
Degree o* Freedom : MOVE ( ON/OFF ) ROTATE< ON/OFF )
Floor p 1 an
JISPLAY VECTOR) ON/OFF > MODE EdB*_Den«itg ( ON/OF




1 i brar y_mu 1
t




















Genes ll Version v7
Mcae ADD_CONNECTOR M0VE_CONNECTOR REMOVE_CONNECTOR












































£nt»- connectc namiC • tr]
:-de^ini tio'x. clOOR p i.a>,:
Fi^gupe A,*» 7
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Module ^gensett le/set t le/ tutor i<) _mod Floorplan
Genes ll Version v7
INSERT MEESAOES GRAPHICS fQBn OVERLAY RECORD UTILITY
BAO AUTO..FUSG CENTER FIT
RESE~_Fl ! £IO'j F'USE PAN CHEi>_SPEC
TEj t _SPEC Dl'_nOT_FuSE SCAuE
NEXT FU£E ZOOM
Erte- '.si or. to roSEHpntJ




k. Select DONE (Figure A. 45), followed by CONFIRM.
If all goes well, the floorplan will be complete.
4. Now simulation and timing analysis can be performed
as described in the previous sections.
E. TUTOR_CHIP CHIP
This section is a tutorial for a top-down chip design of
a chip named tutor_chip. The chip consists of tutorblk_l and
tutorblk-2, a clock, input/out pads, a VSS pad, and VDD pad.












Figure A. 49 Tutor_Chip Chip
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1. Definition and Specification:
a. Proceed as in the previous sections down through
ATTACH NEW. Now select CHIP from the Executive menu (Figure
A. 50) .
b. Name the chip tutor_chip when prompted, and
attach it to the tree.
c. Select DEFINITION and HEADER. On the Chip Header
form (Figure A. 51) select Fab line VTC_CP10A and leave the
Package Type as NO_PACKAGE.
d. Select ACCEPT_FORM (Figure A. 51).
e. Now select SPECIFICATION from the Definition menu
and the screen should show a blank Chip Specification form
(Figure A. 52)
.
f. Next select ATTACH_NEW (Figure A. 52) and BLOCK
(Figure A. 53). Name the object data_in when prompted.
o Just like the module, each sub-object on the ch io
must be defined by using the appropriate Header an^
Specification forms.
h. Select DEFINE next to data_in on the Chip
Specification menu.
i. Select HEADER from the next screen. Select PAD
from the Header form for Function type (Figure A. 54) and
CONFIRM. Select ACCEPT_FORM.
j. Next select SPECIFICATION and the screen should
show a PAD Functional Specification menu (Figure A. 55).
143
User *-gensett le/s et 1 1 e Eiecutive
Genes ll Vjruon v7
STAR] Genesil job ~g ense 1 t 1 e /«• 1 1 1 1/ tu t or c h i p on microl
Mon Aug 22 22 02 41 1988
Cenesil (tm) System Version v7
Copyright Silicon Compiler 9ystems Corporation 19GB
Licensed Materiel -- Program Property of BCB — All Right* Heierved
This software is protected as an unpublished work and the copyright notice
does not imply publication This software contains confidential trade
secrets of Silicon Compiler Systems Corporation The reproduction.
transfer or use of this software or the supporting documentation it
governed by a license agreement with SCS. and the software shall be used
solely in accordance with such agreement
RESTRICTED RIGHTS LEGEND
Use. duplication o*- Disclosure by the Government
is suDject tc restrictions as set forth in
sub par at) r ap n (cMl)iiiJ of the Rights in






INSERT MESSAGES GRAPHICS OVERlAy RECORD UTIlITv
CANCEL BLOCK CCNEPAl_MODUlE CHIP CHIF_SET
parallel_dp
random logic





Geneiil Version v7. 0-
Object Type CHIP

























CEN CN20A GEN CN30A
CES CP12A IMP CP20A
NSC CN12A NSC CN20A
RIC CN20A SSC CN20A















Late rion Aoa 22 22 04 33 j -88
Date Mon Aug 22 22 04 33 1*SB
Route d No
Treated By gensettle




COMPILER TVF£ STANDARD Estimate i ORF , POWER , CLOCK. BJS ALL)
Notes
INSERT MESSAGES GRAPHICS RQRn OVERlA> RECORD UTIlITy
ACCEPT_FORM
CANCEL
DEFiNiT ion: mEaLER: Figure A. 51
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Chip ~gense t t
1
e/set t 1 •/ tutor_ch i
p
Definition
Genetil Version v7 O
SuD-Objecti Name Type
ATTACH NEW ATTACH EXISTING
IN5£P"r MESSAGES GRAPHICS FORM OVERi_AV RECORD UTIlIT'
'.'. CC°T_>r ORH HEADER ATTACH NET_NETLIST
OBJECT NETLIST




Gfnetil Version v7. 0-
Sub-Otjects Name Type
Def ini 1 1 on
ATTACH NEW ATTACH EXISTING




New 0^ j»ct Type










Paral lel_Datapath PLA RaM
Rand o<r>_i_og i c ROM
Definition
Technology CMOS-l
Fab line VTC CP10B
Created By gensettle
Last Mod l * i ed
Statu*




Date Mon Aug 22 22 06 35 1-83
Co Hipile parameters
COMPILER TvPE STANDARD
Power Aojuster ". i 00_ (multiplier)
NONE ESTIMATE
Notes
MCEiASEi CRAPnIC5 FOR" OvERi_AY RECORD UTILITY
^:CEP'_FORr-,
CANCEL






Pad Block Ed 1 tor
Pad Type
Data Flow
Pr o t ec 1 1 on
Input Processing




DATA VSS VDD CLOCK
TEST STROBE CLKPROCIN ANALOG
IN OUT 10
FAB DEFAULT N PROTECTION NP_PROTECT ION
SIMPLE PARITY SHIFT SYNCHRONIZER


























Select IN for Data Flow. All other specifications are
defaults except width, Phase B, and Data In. Fill these to
match Figure A. 55.
k. Now select ACCEPT_FORM (Figure A. 55). Go BACK to
the Chip Specification form (Figure A. 56) . Figure A. 56 is a
complete Chip Specification form for tutor_chip. Your Chip
Specification form should have only a data-in PAD on it at
this time.
1. For each of the remaining PADS (clock, vss, vdd
,
and data_out) , using steps f through j except for the
following PAD Functional Specification form changes:
(1) Clock PAD: Select CLOCK for Pad type. All
other specifications are defaults except PHASE_A and PHASE_B
.
type in phase_a, and phase_b in accordance with Figure A. 57.
ACCEPT_FORM (Figure A. 57) and continue to the next PAD.
(2) VSS PAD: Select VS S for Pad Type. All
other inputs are left to defaults. ACCEPT_FORM (Figure A. 58)
and continue to the next PAD. The Chip Specification form
should now look like Figure A. 59. The order is not important.
(3) Vdd PAD: Select vdd for PAD type. All
other inputs are left to defaults. ACCEPT_FORM (Figure A. 60)
and continue to the next PAD.
(4) data_out PAD: Select OUT for Data Flow.
All other specifications are defaults except width, Phase A,
Phase B, and Data Out. Fill these in to match Figure A. 61.
ACCEPT_FORM and go BACK to the Chip Specification form.
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Chip ^gensett le/sett le/tutor_chip Definition
Cenesil Version v7.
Sub-Objects Name Type







ATTACK NEU ATTACH EXISTING
>clock
>VSS










Rand on 1 c
PAD
PAD
IN5EF."! MESSAGES GhaPHICS FuPn uv>tfci_Av RECORD UTIuI'





PAD ^gensettie/settle/tut or _c hip/clock
Gene«il Vert ion v7
PAD Functional Specification
Pad Block Ed 1 tor





































INSEP' 1ES5AGES CRaPmICS FORM OVERLAY RECORD UTILITY
































Bond ing Pad *
(VSS)
C onnec tors














Chip ~g enie tt 1 e
/
% e t t 1 e/ tu tor_c h lp Definition
Cenesil Version v7
Sub-Ob jtcts Name Type
data_m PAD DEFINE DETACH
clocT PAD DEFINE DETACH
vs* PAD DEFINE DETACH
ATTACH NEW ATTACH EXISTING
INSECT MEcj^rc GRAPHICS FGRrl OVERLAY RECORD UTIl_IT\
CANCEL. DEFAULT TO CURRENT NAMF.
Enter Nfu Nai>e nt Created Object L path 3

























Bond 1 ng Pad s
(VDD)
Connectors








































P h a % e B




















: def imt ion: define:
Figure A. 61
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it.. Froir. the Chip Specification form, select
ATTACH_EXISTING . The user will now be prompted for the path
to the existing object. Type in "gensettle/settle/tutorblk_l
and depress RETURN (use your own name and path unless you are
in Settle's account). Now select DEFAULT_TO_CURRENT_NAME
.
The Chip Specification form should now include tutorblk_l.
n. Attach tutorblk_2 in the same manner. The Chip
Specification form should now contain the same objects as
Figure A . 56
.
2. The Chip must now be netlisted:
?. Select OBJECT_NETLIST (Figure A. 56) and stit- f
ec.:
v object's netlist, as described in the module section and
ensure all object netlists match Figure A. 62 - A. 67. Type in
the required signal names where applicable, and depress RETURN
at the end of each line.
b. Select SPECIFICATION (Figure A. 67), and if there
are no netlist errors, the Chip Specification form should be
on the screen (Figure A. 56).. Now select ACCEPT_FORM (Figure
A. 56) , and the screen will now show the Definition menu as
illustrated in Figure A. 68.
3. The Chip must now be f loorplanned
:
a. Select FLOORPLAN (Figure A. 68).
b. Use the module placement procedures to place the
two unplaced blocks (Figure A. 69).
c. Go BACK to the initial floorplan menu (Figure
A. 70) . Select PINOUT. All unplaced PADS are now listed.
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Chip ~gente t t 1 •/ «et t 1 t/ tutor_ch lp Definition
(J*n»iil Version v7
Object Name >data_in FIRST PREV NEXT LAST
">i»pla v NONE CHECK_RE8ULTS LENOTH S10_TVPE PRIORITY
jort by NET_NAME CONNECTOR_NAME ATTRIBUTE INTERNAL_EXTERNAL
DEFAULT/ USER /BOTH Name Net Name
DATAC7 Oj >DATAIN_PADSC7: Oj
DINC^ 0] >aC3 OjTbtS 03
PmASE_B >phase_b
I-E Attribute
I E NA EDIT
I E NA EDIT
I E NA EDIT
!NS£G T MESSAGES CRAPHICS FORM OVERL.AV RECORD UTIlITt
a; ;; •"_r OPn CHECK_SPEC NE7_NETlIST SPECIFICATION WRME_3PEC
F 3 3E0!-«rtD!_E vIEW_DRC_NETL I ST REaD_SPEC
CaimtEu Sa/E
E - •. • • i-.ti mi)3
lot*"
i
mi ion: object netlist:-
Figure A. 6 2
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Object Name >vti FIRST PREV NEXT l_A5T
'asp lay NONE CHECK_RESULTS LENGTH SIC_TVPE PRIORITY
jort by NET_NAME CONNECTOR_NAME ATTRIBUTE INTERNAL_EXTERNAL
DEFAULT /USER /BOTH Name Net Name I-E Attribute
IrJSeP* hESSAGES GRAPHICS FORn OVERLAY RECORD UTIl








timet 1) Virnon v7
Object Name >tutorblk_l FIRST PREV NEXT LAST
display NONE CHECk_RESULTS LENGTH SIC_TYPE PRIORITY
Jort by NET_NAME CONNECTOR_NAME ATTRIBUTE INTERNAL_EXTERNAL
DEFAULT 'USER/BOTH Name Net Name
aC3 03 >aC3 03
bC3 03 >bl"3 03




I E NA EDIT
I E NA EDIT
I E NA EDIT
I E NA EDIT
I E NA EDIT
IN5EKT MESSAGES GRAPHICS FORM OVERlAV RECORD UTIlITt
AC:.EF7_FGr-n ChECk_SPCC NET._NETL1ST SPECIFICATION WRTTi...3PCC
PICEON-lOi-C vIEW_DRC_NETi_I5T REaD_£PEC
Ca-jCEl SavE
En r. i r '. s t r i Tig 3
>de~:n:t ion: deject netlist>
Figure A.S 1*
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Chip "-gensett le/sett 1 •/ tutor_ch ip Definition
Oene*il Vtmon v7.
Object Name >tutorbU_2 FIRST PREV NEXT LAST
Ti splay NONE CHECK_RESULTS LENGTH BIC_TYPE PRIORITY
Jort by NET_NAME CONNECTOR_NAME ATTRIBUTE INTERNAL_EXTERNAL
DEFAUlT/USER/BOTH Name Net Name
dffl[4 0] >dfflt4:03.
df f5C4 03 >df f 5C4 OD.
phase _a > p h a s e
_
I-E Attr i bute
I E NA EDIT
I E NA EDIT
I E NA EDIT
pra*e_b >pha*e_b I E NA EDIT
INSERT MESSAGES GRAPHICS FORM OVERlAy RECORD UTILITY
ACCr:'-T_FOPM CHECl-_SPEC NET_NETLIST SPECIFICATION WRITE_SPEC
c IGEOnmolE VIEW_DRC_NETlIST READ_SPEC
CAImCEl SAVE
E r. tf [string]
: pet initi dn:-ob jec t_neti_ i st>
Figure A. 65
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Chip ^o enset t 1 e set t 1 #/ tu tor_ch lp Dtf inition
Genes ll Version v7. —
—
Deject Name >vdd FIRST PREV NEXT LAST
display NONE CHECK_RESULTS LENCTH SIC_TVPE PRIORITY
oort by NET_NAME CONNECTORJMAME ATTRIBUTE INTERNAL_EXTERNAi_
DEFAJLT/USER/BOTH Name Net Name I-E Attnoute
insert messaged graPm:cs form overlay record utility
ACCEPT_FORM ChEO_SPEC NET_NETLIST SPECIFICATION WRI^£_SPEC
PIGEONHOLE vIEW_LiRC_NET_:ST PEAD_SPEC
CANCEL SAVE
£r t»r Ct-r )nc ;










Genesil Utrnon v7 —
Object Name >data_out FIRST PREV NEXT LAST
Display NONE CHECK_RESULTS LENOTH ' SIC_TYPE PRIORITY
Sort by NET_NAME CONNECTOR_NAME ATTRIBUTE INTERNAL_EXTERNAL








>p hit e a
>pha« e b
I-E Attribute
I E NA EDIT
I E NA EDIT
I E NA EDIT
I E NA EDIT
I E NA EDIT
INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTli_IT>
ACCEPT_FQRM CHO_SPEC NET_NETLI5T SPECIFICATION WRITt_SPEC
c IGEONHDLE V1Ew_DRC_NETlIST READ_SPEC
CANCEL SAVE
Enter ::tr!*.g:
I DEr INI'ICN. OE JECT NETlISO
Figure A. 67
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Chip "-genset t 1 e / se tt 1 e/ tu tor_ch ip Definition
Genes ll Version v7
) This object is producible in all current technologies






»_L1 0. NET_NAME "DATA IN_PADSC7 03"
*_NUI_L; 0BJ_NAME "««t«_in"
clock




1 tutorb : k_l
t_NULL. 0B^_NAME " tutorb 1 k_l
"
' tut orb 1 V Jk







»_L1 0. NET_NAME "DATA0UTt4 01"
i_Ll 1. NET_NAnE "FALSE"




) No loop is detected
' netiist is valid
SPECIFICATION
) Netiist is stored
) Keu Parameters (set 120) Modified
ACCEPT_FORM
INSERT MESSAGES GRAPHICS OVERLAY RECORD UTIlITy
BACK HEADER NET_NETl!9T FlOORPlAn TE .« 1 _S D EC _READ




Chip ~genset tie/settle/ tutor _chip
Genes il Version v7 —
Degree of Freedom : MOVE* ON/OFF ) ROTATE* On/OFF )
Floor p Ian
JISPLAY VECTOR ( ON/OFF ) : nODE Edge_D«nsltg ( ON/OF
Unp laceri_b lock
tutorb lk_t
tutorb 1 k 2














Ertc olock to PLACECstr}












C O fT)md Ti c





Select each PAD with the MOUSE. Place the cross hairs around
the chip in the desired PAD location. Click the right MOUSE
button. After placing a PAD, it may be moved by hooking it
with the MOUSE, and moving it to the desired new location.
d. After placing all PADS, go BACK to the initial
floorplan menu (Figure A. 70) and select FUSION.
e. Select AUTO_FUSE. Go BACK to the initial
floorplan menu (Figure A. 70).
f. Select DONE (Figure A. 70). If all pads are
placed correctly, the system will confirm floorplan complete.
g. If there are PAD placement errors, try moving the
PADS around and select DONE again.
4. After the chip is netlisted and f loorplanned , it may
be simulated and timing analysis performed in accordance with
the previous block and module instructions.
5. The chip may be plotted using the following commands:
a. Select PLOT (Figure A. 71).
b. Next select NEW_PLOT (Figure A. 72)
.
c. Select LAYOUT for a VLSI layout of the chip
(Figure A. 73)
.
d. Now select WORKSTATION (Figure A. 74), and then GO
(Figure A. 75)
e. If all things go well, the screen should show a
layout similar to Figure A. 76.
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Chip ""g intt tt 1 e/set t 1 e/tutor_ch ip Encucivt
Ctnrnl Version v7.
Capacitance for 'ph»n_«' it 11 p f
Capacitance for phase_b' is 12 pf
I Peak AC current to VSS 35763 uA
Key Parameters 250 transistors. Dissipation: 17 4 m i 1 1 i wa 1 1 s35vi»iu"m i
Key Parameters (set 124) Modified
Done with command COMPILE LOADJ10DEL in Block .oata_out
Times real"40s. cpu"19i (u»12s. 1-6 8s > (c-19s>
Executing command COMPILE LAYOUT in Chip /tutor_chip
Faeline VTC_CP10B Technology CMOS-1
Package not found
rqfreq02-U-I Clock net phase_a given to have a maiimum frequency o* 10 00 Mn
i
r q f r eqG2-U- I Clock net phase_b given to have a maximum frequency ot 10 00 Mh
2
ROUTER maximum lr-drop voltages (mv) found VSS 24 VCC 35
ROUTER maximum lr-drop voltages (mv) found VSS 24 VCC 35
Package not found
Chip size in urn 2265 i 2221- in mils B9 J i B7 1
Key Parameters isrt 121) Modified
Key Parameters (set 123) Modified
Done with commana C0MD 1LE LAYOUT in Chip /tutor_chip











) Plot is queued
BACK
INSERT MESSAGES CSaPhICS 0VERi_a> RECORD UTIlITy





Chip ^gensett le/settle/tutor_chip Plot
Genes il Vernon v7.
i Capacitance for: 'phase _a ' is 11 p f
.
) Capacitance for: 'phase _b ' is 12 p f
i I Pea* AC current to VSS 35763 uA
) Key Parameters: 250 transistors. Dissipation: 17.4 ini 1 1 iWa tt sft5V(ilOMn i
.
) Key Parameters (set 124) Modified
) Done with command COMPILE : LOAD_MODEL in Blocn: /data_out
) Times real-40s. cpu»19s (u»12s. s-6 Bs ) <c-19s>
) Executing command COMPILE LAYOUT in Chip /tutor_chip
)
> Fao!:ne VTC_CP10B Technology: CM03-1
> Pictioe not found
> rqfreq02-U-I Clock net phase_a given to have a maximum frequency of 10 00 Mh
i z
) r qf r eq Oc'-U- 1 Clock net phase_b given to have a maximum frequency of 10 00 Mh
) z
) R0U"R maximum lr-drop voltages (mv) found VSS 24 VCC 35
» ROUTER maximum lr-drop voltages Imvl found VSS 24 VCC 35
•) Packaje not found
) Chip size in um 22fc5 x 2221. in mils 69 2 i 87 4
) Key Parameters (set 121) Modified
/ Key Parameters (set 123) Modified
) Done with command COMPILE LAYOUT in Chip /tutor_chip













INSERT MESSAGES GRAPHICS OVERLAY RECORD UTIlITy
BACr NEU_Pl0T
PLOT FILE
'. Plot: Figure A. 7
2
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Chip N g«ns(ttle'stttl«/tutor_chip Plot
Cintnl Vimon v7.
Capacitance for ' p h a s e _b ' 11 12 p f
.
I: Peak AC current to VSS. 35763 uA
Key Parameters 250 trjntutort, Dissipation 17 4 mi 1 1 iUat t »«5vei0r1n i
kei, Parameters net 124) Modified
Done with command COMP ILE: L0AD_M0DEL in Block: /data_out
Times real«40s. cpu=19s <u=12s. »«6 Bs ) <c-19s>
Eiecutmg command COMPILE LAYOUT in Chip: /tutor_chip
Fabline VTC_CP10B Technologg: CMOS-1
Package not found
r qf r eq02-rU- I Clock net phase_a givan to havi a maiimum frequency of 10 00 Mt\
z
rqfreq02-U-I Clock net phase_b given to have a maiimum frequency of 10 00 Mh
RO^TEP maiimum lr-drop voltages < mv ) found VSS 24 UCC 35
ROUTER maiimun- lr-drop voltages imv) found VSS 24 VCC 35
Pacnage not found
Chip sire in urn 2265 » 2221. in mils 89 2 i B7 4
key Parameters 'set 121) Modified
Key Parameters (set 123) Modified
Done with command COMPILE LArOUT in Chip /tutor_chip









t U t r
_
1




INSEPT MESSAGES GRAPHICS OVERLAY RECORD UTILITY













) Times real=40s, cpu=19s (u«12s. s=6 8s) <c«=19s>
) Eitcuting command COMPILE LAYOUT in Chip /tutor_chip .
) Fabline VTC_CP10B Technology. CMOS-1
) Package not *ound.
) rqf req02-U-I Clock net phase_a given to have a maximum frequency of 10 00 Mh
> z
/ rqfreq02-U-I Clock net phase_b given to have a maximum frequent of 10 00 hh
) z
i ROUTER maximum lr-drop voltages (mv) found:VSS 24 VCC 35
ROUTER maximum lr-drop voltages (mv) found:VSS 24 VCC 35
) Package not found
' Chip sii; in urn 22t>5 x 2221. in mils 89.2 » 87 4
Kci^ Parameters (set 121) Modified
i Ke^ Parameters (set 123) Modified
) Done with command COMPILE LAYOUT in Chip / t ut or_c h l
p














Creeling »i le currency
> Internal Ofc lect Hiera-chy Initialized
/ Completing Lau Gathering Fhase
i All *i If! =-e up to date








Scale Factor 51 42 Rotate OFF
Number of page* (i by y> 1 by 1
Plot
Ooject Sue (milt) 89 20 i 87 44
Window Size (mils) 89.20 i 87 44
Object Limits (milt) (-44 60.-43 72) (44 60.43 72)
Window Limits (mils) (-44 60.-43 72) (44 60.43 72)
Device Co-ord System Size 10000 x 5840
Viewport Co-ord System Sue 1 0000 > 5840
Device Co-ord System Limits (0.0) (10000.3840)
Vieu.pt.rt Co-era System Limits (0.0) (10000.5840)
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